mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 16:23:55 -06:00
target-sparc: Don't overuse CPUState
Scripted conversion: sed -i "s/CPUState/CPUSPARCState/g" target-sparc/*.[hc] sed -i "s/#define CPUSPARCState/#define CPUState/" target-sparc/cpu.h Signed-off-by: Andreas Färber <afaerber@suse.de> Acked-by: Anthony Liguori <aliguori@us.ibm.com>
This commit is contained in:
parent
73e5716c89
commit
c5f9864e89
13 changed files with 208 additions and 208 deletions
|
@ -501,7 +501,7 @@ struct CPUSPARCState {
|
|||
sparc_def_t *def;
|
||||
|
||||
void *irq_manager;
|
||||
void (*qemu_irq_ack)(CPUState *env, void *irq_manager, int intno);
|
||||
void (*qemu_irq_ack)(CPUSPARCState *env, void *irq_manager, int intno);
|
||||
|
||||
/* Leon3 cache control */
|
||||
uint32_t cache_control;
|
||||
|
@ -517,10 +517,10 @@ int cpu_sparc_handle_mmu_fault(CPUSPARCState *env1, target_ulong address, int rw
|
|||
int mmu_idx);
|
||||
#define cpu_handle_mmu_fault cpu_sparc_handle_mmu_fault
|
||||
target_ulong mmu_probe(CPUSPARCState *env, target_ulong address, int mmulev);
|
||||
void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUState *env);
|
||||
void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUSPARCState *env);
|
||||
|
||||
#if !defined(TARGET_SPARC64) && !defined(CONFIG_USER_ONLY)
|
||||
int target_memory_rw_debug(CPUState *env, target_ulong addr,
|
||||
int target_memory_rw_debug(CPUSPARCState *env, target_ulong addr,
|
||||
uint8_t *buf, int len, int is_write);
|
||||
#define TARGET_CPU_MEMORY_RW_DEBUG
|
||||
#endif
|
||||
|
@ -533,22 +533,22 @@ void gen_intermediate_code_init(CPUSPARCState *env);
|
|||
int cpu_sparc_exec(CPUSPARCState *s);
|
||||
|
||||
/* win_helper.c */
|
||||
target_ulong cpu_get_psr(CPUState *env1);
|
||||
void cpu_put_psr(CPUState *env1, target_ulong val);
|
||||
target_ulong cpu_get_psr(CPUSPARCState *env1);
|
||||
void cpu_put_psr(CPUSPARCState *env1, target_ulong val);
|
||||
#ifdef TARGET_SPARC64
|
||||
target_ulong cpu_get_ccr(CPUState *env1);
|
||||
void cpu_put_ccr(CPUState *env1, target_ulong val);
|
||||
target_ulong cpu_get_cwp64(CPUState *env1);
|
||||
void cpu_put_cwp64(CPUState *env1, int cwp);
|
||||
void cpu_change_pstate(CPUState *env1, uint32_t new_pstate);
|
||||
target_ulong cpu_get_ccr(CPUSPARCState *env1);
|
||||
void cpu_put_ccr(CPUSPARCState *env1, target_ulong val);
|
||||
target_ulong cpu_get_cwp64(CPUSPARCState *env1);
|
||||
void cpu_put_cwp64(CPUSPARCState *env1, int cwp);
|
||||
void cpu_change_pstate(CPUSPARCState *env1, uint32_t new_pstate);
|
||||
#endif
|
||||
int cpu_cwp_inc(CPUState *env1, int cwp);
|
||||
int cpu_cwp_dec(CPUState *env1, int cwp);
|
||||
void cpu_set_cwp(CPUState *env1, int new_cwp);
|
||||
int cpu_cwp_inc(CPUSPARCState *env1, int cwp);
|
||||
int cpu_cwp_dec(CPUSPARCState *env1, int cwp);
|
||||
void cpu_set_cwp(CPUSPARCState *env1, int new_cwp);
|
||||
|
||||
/* int_helper.c */
|
||||
void do_interrupt(CPUState *env);
|
||||
void leon3_irq_manager(CPUState *env, void *irq_manager, int intno);
|
||||
void do_interrupt(CPUSPARCState *env);
|
||||
void leon3_irq_manager(CPUSPARCState *env, void *irq_manager, int intno);
|
||||
|
||||
/* sun4m.c, sun4u.c */
|
||||
void cpu_check_irqs(CPUSPARCState *env);
|
||||
|
@ -577,10 +577,10 @@ static inline int tlb_compare_context(const SparcTLBEntry *tlb,
|
|||
|
||||
/* cpu-exec.c */
|
||||
#if !defined(CONFIG_USER_ONLY)
|
||||
void cpu_unassigned_access(CPUState *env1, target_phys_addr_t addr,
|
||||
void cpu_unassigned_access(CPUSPARCState *env1, target_phys_addr_t addr,
|
||||
int is_write, int is_exec, int is_asi, int size);
|
||||
#if defined(TARGET_SPARC64)
|
||||
target_phys_addr_t cpu_get_phys_page_nofault(CPUState *env, target_ulong addr,
|
||||
target_phys_addr_t cpu_get_phys_page_nofault(CPUSPARCState *env, target_ulong addr,
|
||||
int mmu_idx);
|
||||
|
||||
#endif
|
||||
|
@ -617,23 +617,23 @@ int cpu_sparc_signal_handler(int host_signum, void *pinfo, void *puc);
|
|||
#endif
|
||||
|
||||
#if defined (TARGET_SPARC64)
|
||||
static inline int cpu_has_hypervisor(CPUState *env1)
|
||||
static inline int cpu_has_hypervisor(CPUSPARCState *env1)
|
||||
{
|
||||
return env1->def->features & CPU_FEATURE_HYPV;
|
||||
}
|
||||
|
||||
static inline int cpu_hypervisor_mode(CPUState *env1)
|
||||
static inline int cpu_hypervisor_mode(CPUSPARCState *env1)
|
||||
{
|
||||
return cpu_has_hypervisor(env1) && (env1->hpstate & HS_PRIV);
|
||||
}
|
||||
|
||||
static inline int cpu_supervisor_mode(CPUState *env1)
|
||||
static inline int cpu_supervisor_mode(CPUSPARCState *env1)
|
||||
{
|
||||
return env1->pstate & PS_PRIV;
|
||||
}
|
||||
#endif
|
||||
|
||||
static inline int cpu_mmu_index(CPUState *env1)
|
||||
static inline int cpu_mmu_index(CPUSPARCState *env1)
|
||||
{
|
||||
#if defined(CONFIG_USER_ONLY)
|
||||
return MMU_USER_IDX;
|
||||
|
@ -652,7 +652,7 @@ static inline int cpu_mmu_index(CPUState *env1)
|
|||
#endif
|
||||
}
|
||||
|
||||
static inline int cpu_interrupts_enabled(CPUState *env1)
|
||||
static inline int cpu_interrupts_enabled(CPUSPARCState *env1)
|
||||
{
|
||||
#if !defined (TARGET_SPARC64)
|
||||
if (env1->psret != 0)
|
||||
|
@ -665,7 +665,7 @@ static inline int cpu_interrupts_enabled(CPUState *env1)
|
|||
return 0;
|
||||
}
|
||||
|
||||
static inline int cpu_pil_allowed(CPUState *env1, int pil)
|
||||
static inline int cpu_pil_allowed(CPUSPARCState *env1, int pil)
|
||||
{
|
||||
#if !defined(TARGET_SPARC64)
|
||||
/* level 15 is non-maskable on sparc v8 */
|
||||
|
@ -676,7 +676,7 @@ static inline int cpu_pil_allowed(CPUState *env1, int pil)
|
|||
}
|
||||
|
||||
#if defined(CONFIG_USER_ONLY)
|
||||
static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
|
||||
static inline void cpu_clone_regs(CPUSPARCState *env, target_ulong newsp)
|
||||
{
|
||||
if (newsp)
|
||||
env->regwptr[22] = newsp;
|
||||
|
@ -694,13 +694,13 @@ static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
|
|||
void cpu_tick_set_count(CPUTimer *timer, uint64_t count);
|
||||
uint64_t cpu_tick_get_count(CPUTimer *timer);
|
||||
void cpu_tick_set_limit(CPUTimer *timer, uint64_t limit);
|
||||
trap_state* cpu_tsptr(CPUState* env);
|
||||
trap_state* cpu_tsptr(CPUSPARCState* env);
|
||||
#endif
|
||||
|
||||
#define TB_FLAG_FPU_ENABLED (1 << 4)
|
||||
#define TB_FLAG_AM_ENABLED (1 << 5)
|
||||
|
||||
static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
|
||||
static inline void cpu_get_tb_cpu_state(CPUSPARCState *env, target_ulong *pc,
|
||||
target_ulong *cs_base, int *flags)
|
||||
{
|
||||
*pc = env->pc;
|
||||
|
@ -745,7 +745,7 @@ static inline bool tb_am_enabled(int tb_flags)
|
|||
#endif
|
||||
}
|
||||
|
||||
static inline bool cpu_has_work(CPUState *env1)
|
||||
static inline bool cpu_has_work(CPUSPARCState *env1)
|
||||
{
|
||||
return (env1->interrupt_request & CPU_INTERRUPT_HARD) &&
|
||||
cpu_interrupts_enabled(env1);
|
||||
|
@ -753,7 +753,7 @@ static inline bool cpu_has_work(CPUState *env1)
|
|||
|
||||
#include "exec-all.h"
|
||||
|
||||
static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb)
|
||||
static inline void cpu_pc_from_tb(CPUSPARCState *env, TranslationBlock *tb)
|
||||
{
|
||||
env->pc = tb->pc;
|
||||
env->npc = tb->cs_base;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue