mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-03 15:53:54 -06:00
target/ppc: Add support for SMT CTRL register
A relatively simple case to begin with, CTRL is a SMT shared register where reads and writes need to synchronise against state changes by other threads in the core. Atomic serialisation operations are used to achieve this. Signed-off-by: Nicholas Piggin <npiggin@gmail.com> Reviewed-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: Cédric Le Goater <clg@kaod.org>
This commit is contained in:
parent
b769d4c8f4
commit
c5d98a7b3d
3 changed files with 44 additions and 1 deletions
|
@ -704,6 +704,8 @@ DEF_HELPER_3(store_dcr, void, env, tl, tl)
|
|||
|
||||
DEF_HELPER_2(load_dump_spr, void, env, i32)
|
||||
DEF_HELPER_2(store_dump_spr, void, env, i32)
|
||||
DEF_HELPER_3(spr_write_CTRL, void, env, i32, tl)
|
||||
|
||||
DEF_HELPER_4(fscr_facility_check, void, env, i32, i32, i32)
|
||||
DEF_HELPER_4(msr_facility_check, void, env, i32, i32, i32)
|
||||
DEF_HELPER_FLAGS_1(load_tbl, TCG_CALL_NO_RWG, tl, env)
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue