motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-30 05:21:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/intc/arm_gicv3: Report the VINMI interrupt

Browse source 
In vCPU Interface, if the vIRQ has the non-maskable property, report
vINMI to the corresponding vPE.

Signed-off-by: Jinjie Ruan <ruanjinjie@huawei.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20240407081733.3231820-23-ruanjinjie@huawei.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Jinjie Ruan 2024-04-19 14:33:05 +01:00 • committed by Peter Maydell
parent f3c26a44fe
commit c57e81889f
1 changed files with 12 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

14
hw/intc/arm_gicv3_cpuif.c
View file

@ -481,6 +481,7 @@ void gicv3_cpuif_virt_irq_fiq_update(GICv3CPUState *cs)
int idx; int idx;
int irqlevel = 0; int irqlevel = 0;
int fiqlevel = 0; int fiqlevel = 0;
int nmilevel = 0;
idx = hppvi_index(cs); idx = hppvi_index(cs);
trace_gicv3_cpuif_virt_update(gicv3_redist_affid(cs), idx, trace_gicv3_cpuif_virt_update(gicv3_redist_affid(cs), idx,
@ -498,9 +499,17 @@ void gicv3_cpuif_virt_irq_fiq_update(GICv3CPUState *cs)
uint64_t lr = cs->ich_lr_el2[idx]; uint64_t lr = cs->ich_lr_el2[idx];
if (icv_hppi_can_preempt(cs, lr)) { if (icv_hppi_can_preempt(cs, lr)) {
/* Virtual interrupts are simple: G0 are always FIQ, and G1 IRQ */ /*
* Virtual interrupts are simple: G0 are always FIQ, and G1 are
* IRQ or NMI which depends on the ICH_LR<n>_EL2.NMI to have
* non-maskable property.
*/
if (lr & ICH_LR_EL2_GROUP) { if (lr & ICH_LR_EL2_GROUP) {
irqlevel = 1; if (lr & ICH_LR_EL2_NMI) {
nmilevel = 1;
} else {
irqlevel = 1;
}
} else { } else {
fiqlevel = 1; fiqlevel = 1;
} }
@ -510,6 +519,7 @@ void gicv3_cpuif_virt_irq_fiq_update(GICv3CPUState *cs)
trace_gicv3_cpuif_virt_set_irqs(gicv3_redist_affid(cs), fiqlevel, irqlevel); trace_gicv3_cpuif_virt_set_irqs(gicv3_redist_affid(cs), fiqlevel, irqlevel);
qemu_set_irq(cs->parent_vfiq, fiqlevel); qemu_set_irq(cs->parent_vfiq, fiqlevel);
qemu_set_irq(cs->parent_virq, irqlevel); qemu_set_irq(cs->parent_virq, irqlevel);
qemu_set_irq(cs->parent_vnmi, nmilevel);
} }
static void gicv3_cpuif_virt_update(GICv3CPUState *cs) static void gicv3_cpuif_virt_update(GICv3CPUState *cs)