motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-26 11:32:23 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

booke206: fix tlbnps for fixed size TLB

Browse source 
Some OS don't populate the TSIZE field when using a fixed size TLB which result
in a 1KB TLB. When the TLB is a fixed size TLB the TSIZE field should be
ignored.

Fix this wrong behavior with MAV 2.0.

Signed-off-by: KONRAD Frederic <frederic.konrad@adacore.com>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
KONRAD Frederic 2017-08-07 17:50:46 +02:00 • committed by David Gibson
parent 3f330293ba
commit c449d8ba42
2 changed files with 32 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

22
target/ppc/cpu.h
View file

@ -2491,6 +2491,28 @@ static inline uint32_t booke206_tlbnps(CPUPPCState *env, const int tlbn)
return ret; return ret;
} }
static inline void booke206_fixed_size_tlbn(CPUPPCState *env, const int tlbn,
ppcmas_tlb_t *tlb)
{
uint8_t i;
int32_t tsize = -1;
for (i = 0; i < 32; i++) {
if ((env->spr[SPR_BOOKE_TLB0PS + tlbn]) & (1ULL << i)) {
if (tsize == -1) {
tsize = i;
} else {
return;
}
}
}
/* TLBnPS unimplemented? Odd.. */
assert(tsize != -1);
tlb->mas1 &= ~MAS1_TSIZE_MASK;
tlb->mas1 |= ((uint32_t)tsize) << MAS1_TSIZE_SHIFT;
}
#endif #endif
static inline bool msr_is_64bit(CPUPPCState *env, target_ulong msr) static inline bool msr_is_64bit(CPUPPCState *env, target_ulong msr)

16
target/ppc/mmu_helper.c
View file

@ -2632,12 +2632,16 @@ void helper_booke206_tlbwe(CPUPPCState *env)
env->spr[SPR_BOOKE_MAS3]; env->spr[SPR_BOOKE_MAS3];
tlb->mas1 = env->spr[SPR_BOOKE_MAS1]; tlb->mas1 = env->spr[SPR_BOOKE_MAS1];
/* MAV 1.0 only */ if ((env->spr[SPR_MMUCFG] & MMUCFG_MAVN) == MMUCFG_MAVN_V2) {
if (!(tlbncfg & TLBnCFG_AVAIL)) { /* For TLB which has a fixed size TSIZE is ignored with MAV2 */
/* force !AVAIL TLB entries to correct page size */ booke206_fixed_size_tlbn(env, tlbn, tlb);
tlb->mas1 &= ~MAS1_TSIZE_MASK; } else {
/* XXX can be configured in MMUCSR0 */ if (!(tlbncfg & TLBnCFG_AVAIL)) {
tlb->mas1 |= (tlbncfg & TLBnCFG_MINSIZE) >> 12; /* force !AVAIL TLB entries to correct page size */
tlb->mas1 &= ~MAS1_TSIZE_MASK;
/* XXX can be configured in MMUCSR0 */
tlb->mas1 |= (tlbncfg & TLBnCFG_MINSIZE) >> 12;
}
} }
/* Make a mask from TLB size to discard invalid bits in EPN field */ /* Make a mask from TLB size to discard invalid bits in EPN field */