mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-03 15:53:54 -06:00
tcg: Remove TCG_TARGET_HAS_{s}extract_{i32,i64}
Make extract and sextract "unconditional" in the sense that the opcodes are always present. Rely instead on TCG_TARGET_HAS_{s}extract_valid, now always defined. Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
41736e7ce1
commit
c334de110e
14 changed files with 8 additions and 70 deletions
|
@ -657,18 +657,14 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env,
|
|||
regs[r0] = deposit32(regs[r1], pos, len, regs[r2]);
|
||||
break;
|
||||
#endif
|
||||
#if TCG_TARGET_HAS_extract_i32
|
||||
case INDEX_op_extract_i32:
|
||||
tci_args_rrbb(insn, &r0, &r1, &pos, &len);
|
||||
regs[r0] = extract32(regs[r1], pos, len);
|
||||
break;
|
||||
#endif
|
||||
#if TCG_TARGET_HAS_sextract_i32
|
||||
case INDEX_op_sextract_i32:
|
||||
tci_args_rrbb(insn, &r0, &r1, &pos, &len);
|
||||
regs[r0] = sextract32(regs[r1], pos, len);
|
||||
break;
|
||||
#endif
|
||||
case INDEX_op_brcond_i32:
|
||||
tci_args_rl(insn, tb_ptr, &r0, &ptr);
|
||||
if ((uint32_t)regs[r0]) {
|
||||
|
@ -868,18 +864,14 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env,
|
|||
regs[r0] = deposit64(regs[r1], pos, len, regs[r2]);
|
||||
break;
|
||||
#endif
|
||||
#if TCG_TARGET_HAS_extract_i64
|
||||
case INDEX_op_extract_i64:
|
||||
tci_args_rrbb(insn, &r0, &r1, &pos, &len);
|
||||
regs[r0] = extract64(regs[r1], pos, len);
|
||||
break;
|
||||
#endif
|
||||
#if TCG_TARGET_HAS_sextract_i64
|
||||
case INDEX_op_sextract_i64:
|
||||
tci_args_rrbb(insn, &r0, &r1, &pos, &len);
|
||||
regs[r0] = sextract64(regs[r1], pos, len);
|
||||
break;
|
||||
#endif
|
||||
case INDEX_op_brcond_i64:
|
||||
tci_args_rl(insn, tb_ptr, &r0, &ptr);
|
||||
if (regs[r0]) {
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue