mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-07 09:43:56 -06:00
target/arm: Mark up sysregs for HFGRTR bits 36..63
Mark up the sysreg definitions for the registers trapped by HFGRTR/HFGWTR bits 36..63. Of these, some correspond to RAS registers which we implement as always-UNDEF: these don't need any extra handling for FGT because the UNDEF-to-EL1 always takes priority over any theoretical FGT-trap-to-EL2. Bit 50 (NACCDATA_EL1) is for the ACCDATA_EL1 register which is part of the FEAT_LS64_ACCDATA feature which we don't yet implement. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Tested-by: Fuad Tabba <tabba@google.com> Message-id: 20230130182459.3309057-14-peter.maydell@linaro.org Message-id: 20230127175507.2895013-14-peter.maydell@linaro.org
This commit is contained in:
parent
67dd80306c
commit
bd8db7d905
3 changed files with 19 additions and 0 deletions
|
@ -615,6 +615,13 @@ typedef enum FGTBit {
|
|||
DO_BIT(HFGRTR, TPIDR_EL1),
|
||||
DO_BIT(HFGRTR, TPIDRRO_EL0),
|
||||
DO_BIT(HFGRTR, TPIDR_EL0),
|
||||
DO_BIT(HFGRTR, TTBR0_EL1),
|
||||
DO_BIT(HFGRTR, TTBR1_EL1),
|
||||
DO_BIT(HFGRTR, VBAR_EL1),
|
||||
DO_BIT(HFGRTR, ICC_IGRPENN_EL1),
|
||||
DO_BIT(HFGRTR, ERRIDR_EL1),
|
||||
DO_REV_BIT(HFGRTR, NSMPRI_EL1),
|
||||
DO_REV_BIT(HFGRTR, NTPIDR2_EL0),
|
||||
} FGTBit;
|
||||
|
||||
#undef DO_BIT
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue