mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-02 07:13:54 -06:00
ppc patch queue 2019-11-15
Several fixes for 4.2.0-rc2: fix mos6522 performance issue, xive/xics issues, fix /chosen device-tree on reset and KVM default cpu-model for all machine classes -----BEGIN PGP SIGNATURE----- iQJHBAABCAAxFiEEzS913cjjpNwuT1Fz8ww4vT8vvjwFAl3Sd+MTHGx2aXZpZXJA cmVkaGF0LmNvbQAKCRDzDDi9Py++PJV0EACL450uGT2R41he9H69sCH5x7KXcAt1 V2fFMySJdNnDZTbvFu3ou7CtXFZ9qw6Gy1N4dWam+PgKxgY2zP0NWe1dsW31N/+6 NiRBaCavMtqGGWdNbUY0SrpfmWnrXiVlv1/2EWn9dC8JsCPVCLDd7TdZqWvb7sLT MNrjAJh+Uqok/p4u8ap6of5gv/X3+iYqqY9967kQpeEA9nF0F/c5fKMqWHNRUxcW bYPcvBM4Ud+slUfPIQ9qjUaXj5UXQzgOtT4XOzF81z5JEO/cfHXFyFYt/r8KC6B8 gXl4X9vRAdcVJJk272UGLdDON3xXem+IfAsqE481Auh7LdqEW/El+m0njm6Zjyg2 I+JNs/GwHjhM9Ta7RwACn1ihr3figRHJiRpHlFIn6olvH3lQ0yqgPrp1BYH6XPoT hSGgTZ1hR8NZfkzEaU8tCE1F/EIGghfHGdUNMuN3QuBublUfacMQvpIN9s8g8K2S mm22lgpOrqgv0hmsQwlPgYzxO/KB2o2Xyt7yV83wVdutHMCqrmmeyIzoB1cJG3Ky k9CWS99fGWTngli+bzMumeKBgWdRpkehQNneoKJuZgJhZ/DpVs7X2SDvyBHXjjTN KLrph1cusEyzCP6eR8EsZNvABSfHv9i7alqpE7lHZOdM2Sg0KTl7C0NSxHGMm7uK c4sfoSLg0vjyyA== =Ykn6 -----END PGP SIGNATURE----- Merge remote-tracking branch 'remotes/vivier2/tags/ppc-for-4.2-pull-request' into staging ppc patch queue 2019-11-15 Several fixes for 4.2.0-rc2: fix mos6522 performance issue, xive/xics issues, fix /chosen device-tree on reset and KVM default cpu-model for all machine classes # gpg: Signature made Mon 18 Nov 2019 10:52:19 GMT # gpg: using RSA key CD2F75DDC8E3A4DC2E4F5173F30C38BD3F2FBE3C # gpg: issuer "lvivier@redhat.com" # gpg: Good signature from "Laurent Vivier <lvivier@redhat.com>" [full] # gpg: aka "Laurent Vivier <laurent@vivier.eu>" [full] # gpg: aka "Laurent Vivier (Red Hat) <lvivier@redhat.com>" [full] # Primary key fingerprint: CD2F 75DD C8E3 A4DC 2E4F 5173 F30C 38BD 3F2F BE3C * remotes/vivier2/tags/ppc-for-4.2-pull-request: mos6522: fix T1 and T2 timers spapr/kvm: Set default cpu model for all machine classes spapr: Add /chosen to FDT only at reset time to preserve kernel and initramdisk ppc: Skip partially initialized vCPUs in 'info pic' xive, xics: Fix reference counting on CPU objects ppc: Add intc_destroy() handlers to SpaprInterruptController/PnvChip Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
commit
bbe165740a
15 changed files with 185 additions and 44 deletions
|
@ -555,6 +555,15 @@ static void spapr_xive_cpu_intc_reset(SpaprInterruptController *intc,
|
|||
xive_tctx_set_os_cam(tctx, xive_nvt_cam_line(nvt_blk, nvt_idx));
|
||||
}
|
||||
|
||||
static void spapr_xive_cpu_intc_destroy(SpaprInterruptController *intc,
|
||||
PowerPCCPU *cpu)
|
||||
{
|
||||
SpaprCpuState *spapr_cpu = spapr_cpu_state(cpu);
|
||||
|
||||
xive_tctx_destroy(spapr_cpu->tctx);
|
||||
spapr_cpu->tctx = NULL;
|
||||
}
|
||||
|
||||
static void spapr_xive_set_irq(SpaprInterruptController *intc, int irq, int val)
|
||||
{
|
||||
SpaprXive *xive = SPAPR_XIVE(intc);
|
||||
|
@ -692,6 +701,7 @@ static void spapr_xive_class_init(ObjectClass *klass, void *data)
|
|||
sicc->deactivate = spapr_xive_deactivate;
|
||||
sicc->cpu_intc_create = spapr_xive_cpu_intc_create;
|
||||
sicc->cpu_intc_reset = spapr_xive_cpu_intc_reset;
|
||||
sicc->cpu_intc_destroy = spapr_xive_cpu_intc_destroy;
|
||||
sicc->claim_irq = spapr_xive_claim_irq;
|
||||
sicc->free_irq = spapr_xive_free_irq;
|
||||
sicc->set_irq = spapr_xive_set_irq;
|
||||
|
|
|
@ -44,7 +44,16 @@
|
|||
|
||||
void icp_pic_print_info(ICPState *icp, Monitor *mon)
|
||||
{
|
||||
int cpu_index = icp->cs ? icp->cs->cpu_index : -1;
|
||||
int cpu_index;
|
||||
|
||||
/* Skip partially initialized vCPUs. This can happen on sPAPR when vCPUs
|
||||
* are hot plugged or unplugged.
|
||||
*/
|
||||
if (!icp) {
|
||||
return;
|
||||
}
|
||||
|
||||
cpu_index = icp->cs ? icp->cs->cpu_index : -1;
|
||||
|
||||
if (!icp->output) {
|
||||
return;
|
||||
|
@ -388,8 +397,10 @@ Object *icp_create(Object *cpu, const char *type, XICSFabric *xi, Error **errp)
|
|||
obj = object_new(type);
|
||||
object_property_add_child(cpu, type, obj, &error_abort);
|
||||
object_unref(obj);
|
||||
object_ref(OBJECT(xi));
|
||||
object_property_add_const_link(obj, ICP_PROP_XICS, OBJECT(xi),
|
||||
&error_abort);
|
||||
object_ref(cpu);
|
||||
object_property_add_const_link(obj, ICP_PROP_CPU, cpu, &error_abort);
|
||||
object_property_set_bool(obj, true, "realized", &local_err);
|
||||
if (local_err) {
|
||||
|
@ -401,6 +412,15 @@ Object *icp_create(Object *cpu, const char *type, XICSFabric *xi, Error **errp)
|
|||
return obj;
|
||||
}
|
||||
|
||||
void icp_destroy(ICPState *icp)
|
||||
{
|
||||
Object *obj = OBJECT(icp);
|
||||
|
||||
object_unref(object_property_get_link(obj, ICP_PROP_CPU, &error_abort));
|
||||
object_unref(object_property_get_link(obj, ICP_PROP_XICS, &error_abort));
|
||||
object_unparent(obj);
|
||||
}
|
||||
|
||||
/*
|
||||
* ICS: Source layer
|
||||
*/
|
||||
|
|
|
@ -352,6 +352,15 @@ static void xics_spapr_cpu_intc_reset(SpaprInterruptController *intc,
|
|||
icp_reset(spapr_cpu_state(cpu)->icp);
|
||||
}
|
||||
|
||||
static void xics_spapr_cpu_intc_destroy(SpaprInterruptController *intc,
|
||||
PowerPCCPU *cpu)
|
||||
{
|
||||
SpaprCpuState *spapr_cpu = spapr_cpu_state(cpu);
|
||||
|
||||
icp_destroy(spapr_cpu->icp);
|
||||
spapr_cpu->icp = NULL;
|
||||
}
|
||||
|
||||
static int xics_spapr_claim_irq(SpaprInterruptController *intc, int irq,
|
||||
bool lsi, Error **errp)
|
||||
{
|
||||
|
@ -440,6 +449,7 @@ static void ics_spapr_class_init(ObjectClass *klass, void *data)
|
|||
sicc->deactivate = xics_spapr_deactivate;
|
||||
sicc->cpu_intc_create = xics_spapr_cpu_intc_create;
|
||||
sicc->cpu_intc_reset = xics_spapr_cpu_intc_reset;
|
||||
sicc->cpu_intc_destroy = xics_spapr_cpu_intc_destroy;
|
||||
sicc->claim_irq = xics_spapr_claim_irq;
|
||||
sicc->free_irq = xics_spapr_free_irq;
|
||||
sicc->set_irq = xics_spapr_set_irq;
|
||||
|
|
|
@ -523,9 +523,18 @@ static const char * const xive_tctx_ring_names[] = {
|
|||
|
||||
void xive_tctx_pic_print_info(XiveTCTX *tctx, Monitor *mon)
|
||||
{
|
||||
int cpu_index = tctx->cs ? tctx->cs->cpu_index : -1;
|
||||
int cpu_index;
|
||||
int i;
|
||||
|
||||
/* Skip partially initialized vCPUs. This can happen on sPAPR when vCPUs
|
||||
* are hot plugged or unplugged.
|
||||
*/
|
||||
if (!tctx) {
|
||||
return;
|
||||
}
|
||||
|
||||
cpu_index = tctx->cs ? tctx->cs->cpu_index : -1;
|
||||
|
||||
if (kvm_irqchip_in_kernel()) {
|
||||
Error *local_err = NULL;
|
||||
|
||||
|
@ -682,6 +691,7 @@ Object *xive_tctx_create(Object *cpu, XiveRouter *xrtr, Error **errp)
|
|||
obj = object_new(TYPE_XIVE_TCTX);
|
||||
object_property_add_child(cpu, TYPE_XIVE_TCTX, obj, &error_abort);
|
||||
object_unref(obj);
|
||||
object_ref(cpu);
|
||||
object_property_add_const_link(obj, "cpu", cpu, &error_abort);
|
||||
object_property_set_bool(obj, true, "realized", &local_err);
|
||||
if (local_err) {
|
||||
|
@ -696,6 +706,14 @@ error:
|
|||
return NULL;
|
||||
}
|
||||
|
||||
void xive_tctx_destroy(XiveTCTX *tctx)
|
||||
{
|
||||
Object *obj = OBJECT(tctx);
|
||||
|
||||
object_unref(object_property_get_link(obj, "cpu", &error_abort));
|
||||
object_unparent(obj);
|
||||
}
|
||||
|
||||
/*
|
||||
* XIVE ESB helpers
|
||||
*/
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue