mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-06 01:03:55 -06:00
target/mips: Adjust style in msa_translate_init()
While the first 'off' variable assignment is unused, it helps to better understand the code logic. Move the assignation where it would have been used so it is easier to compare the MSA registers based on FPU ones versus the MSA specific registers. Reviewed-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-Id: <20211023214803.522078-34-f4bug@amsat.org>
This commit is contained in:
parent
36b39a69b2
commit
bbc213b37c
1 changed files with 3 additions and 1 deletions
|
@ -280,13 +280,15 @@ void msa_translate_init(void)
|
|||
int i;
|
||||
|
||||
for (i = 0; i < 32; i++) {
|
||||
int off = offsetof(CPUMIPSState, active_fpu.fpr[i].wr.d[0]);
|
||||
int off;
|
||||
|
||||
/*
|
||||
* The MSA vector registers are mapped on the
|
||||
* scalar floating-point unit (FPU) registers.
|
||||
*/
|
||||
off = offsetof(CPUMIPSState, active_fpu.fpr[i].wr.d[0]);
|
||||
msa_wr_d[i * 2] = fpu_f64[i];
|
||||
|
||||
off = offsetof(CPUMIPSState, active_fpu.fpr[i].wr.d[1]);
|
||||
msa_wr_d[i * 2 + 1] =
|
||||
tcg_global_mem_new_i64(cpu_env, off, msaregnames[i * 2 + 1]);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue