mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-08 18:23:57 -06:00
dma: Let dma_memory_read/write() take MemTxAttrs argument
Let devices specify transaction attributes when calling dma_memory_read() or dma_memory_write(). Patch created mechanically using spatch with this script: @@ expression E1, E2, E3, E4; @@ ( - dma_memory_read(E1, E2, E3, E4) + dma_memory_read(E1, E2, E3, E4, MEMTXATTRS_UNSPECIFIED) | - dma_memory_write(E1, E2, E3, E4) + dma_memory_write(E1, E2, E3, E4, MEMTXATTRS_UNSPECIFIED) ) Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Li Qiang <liq3ea@gmail.com> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com> Acked-by: Stefan Hajnoczi <stefanha@redhat.com> Message-Id: <20211223115554.3155328-6-philmd@redhat.com>
This commit is contained in:
parent
23faf5694f
commit
ba06fe8add
30 changed files with 241 additions and 150 deletions
|
@ -272,8 +272,8 @@ static void dwc2_handle_packet(DWC2State *s, uint32_t devadr, USBDevice *dev,
|
|||
|
||||
if (pid != USB_TOKEN_IN) {
|
||||
trace_usb_dwc2_memory_read(hcdma, tlen);
|
||||
if (dma_memory_read(&s->dma_as, hcdma,
|
||||
s->usb_buf[chan], tlen) != MEMTX_OK) {
|
||||
if (dma_memory_read(&s->dma_as, hcdma, s->usb_buf[chan], tlen,
|
||||
MEMTXATTRS_UNSPECIFIED) != MEMTX_OK) {
|
||||
qemu_log_mask(LOG_GUEST_ERROR, "%s: dma_memory_read failed\n",
|
||||
__func__);
|
||||
}
|
||||
|
@ -328,8 +328,8 @@ babble:
|
|||
|
||||
if (pid == USB_TOKEN_IN) {
|
||||
trace_usb_dwc2_memory_write(hcdma, actual);
|
||||
if (dma_memory_write(&s->dma_as, hcdma, s->usb_buf[chan],
|
||||
actual) != MEMTX_OK) {
|
||||
if (dma_memory_write(&s->dma_as, hcdma, s->usb_buf[chan], actual,
|
||||
MEMTXATTRS_UNSPECIFIED) != MEMTX_OK) {
|
||||
qemu_log_mask(LOG_GUEST_ERROR, "%s: dma_memory_write failed\n",
|
||||
__func__);
|
||||
}
|
||||
|
|
|
@ -383,7 +383,8 @@ static inline int get_dwords(EHCIState *ehci, uint32_t addr,
|
|||
}
|
||||
|
||||
for (i = 0; i < num; i++, buf++, addr += sizeof(*buf)) {
|
||||
dma_memory_read(ehci->as, addr, buf, sizeof(*buf));
|
||||
dma_memory_read(ehci->as, addr, buf, sizeof(*buf),
|
||||
MEMTXATTRS_UNSPECIFIED);
|
||||
*buf = le32_to_cpu(*buf);
|
||||
}
|
||||
|
||||
|
@ -405,7 +406,8 @@ static inline int put_dwords(EHCIState *ehci, uint32_t addr,
|
|||
|
||||
for (i = 0; i < num; i++, buf++, addr += sizeof(*buf)) {
|
||||
uint32_t tmp = cpu_to_le32(*buf);
|
||||
dma_memory_write(ehci->as, addr, &tmp, sizeof(tmp));
|
||||
dma_memory_write(ehci->as, addr, &tmp, sizeof(tmp),
|
||||
MEMTXATTRS_UNSPECIFIED);
|
||||
}
|
||||
|
||||
return num;
|
||||
|
|
|
@ -452,7 +452,8 @@ static inline int get_dwords(OHCIState *ohci,
|
|||
addr += ohci->localmem_base;
|
||||
|
||||
for (i = 0; i < num; i++, buf++, addr += sizeof(*buf)) {
|
||||
if (dma_memory_read(ohci->as, addr, buf, sizeof(*buf))) {
|
||||
if (dma_memory_read(ohci->as, addr,
|
||||
buf, sizeof(*buf), MEMTXATTRS_UNSPECIFIED)) {
|
||||
return -1;
|
||||
}
|
||||
*buf = le32_to_cpu(*buf);
|
||||
|
@ -471,7 +472,8 @@ static inline int put_dwords(OHCIState *ohci,
|
|||
|
||||
for (i = 0; i < num; i++, buf++, addr += sizeof(*buf)) {
|
||||
uint32_t tmp = cpu_to_le32(*buf);
|
||||
if (dma_memory_write(ohci->as, addr, &tmp, sizeof(tmp))) {
|
||||
if (dma_memory_write(ohci->as, addr,
|
||||
&tmp, sizeof(tmp), MEMTXATTRS_UNSPECIFIED)) {
|
||||
return -1;
|
||||
}
|
||||
}
|
||||
|
@ -488,7 +490,8 @@ static inline int get_words(OHCIState *ohci,
|
|||
addr += ohci->localmem_base;
|
||||
|
||||
for (i = 0; i < num; i++, buf++, addr += sizeof(*buf)) {
|
||||
if (dma_memory_read(ohci->as, addr, buf, sizeof(*buf))) {
|
||||
if (dma_memory_read(ohci->as, addr,
|
||||
buf, sizeof(*buf), MEMTXATTRS_UNSPECIFIED)) {
|
||||
return -1;
|
||||
}
|
||||
*buf = le16_to_cpu(*buf);
|
||||
|
@ -507,7 +510,8 @@ static inline int put_words(OHCIState *ohci,
|
|||
|
||||
for (i = 0; i < num; i++, buf++, addr += sizeof(*buf)) {
|
||||
uint16_t tmp = cpu_to_le16(*buf);
|
||||
if (dma_memory_write(ohci->as, addr, &tmp, sizeof(tmp))) {
|
||||
if (dma_memory_write(ohci->as, addr,
|
||||
&tmp, sizeof(tmp), MEMTXATTRS_UNSPECIFIED)) {
|
||||
return -1;
|
||||
}
|
||||
}
|
||||
|
@ -537,8 +541,8 @@ static inline int ohci_read_iso_td(OHCIState *ohci,
|
|||
static inline int ohci_read_hcca(OHCIState *ohci,
|
||||
dma_addr_t addr, struct ohci_hcca *hcca)
|
||||
{
|
||||
return dma_memory_read(ohci->as, addr + ohci->localmem_base,
|
||||
hcca, sizeof(*hcca));
|
||||
return dma_memory_read(ohci->as, addr + ohci->localmem_base, hcca,
|
||||
sizeof(*hcca), MEMTXATTRS_UNSPECIFIED);
|
||||
}
|
||||
|
||||
static inline int ohci_put_ed(OHCIState *ohci,
|
||||
|
@ -572,7 +576,7 @@ static inline int ohci_put_hcca(OHCIState *ohci,
|
|||
return dma_memory_write(ohci->as,
|
||||
addr + ohci->localmem_base + HCCA_WRITEBACK_OFFSET,
|
||||
(char *)hcca + HCCA_WRITEBACK_OFFSET,
|
||||
HCCA_WRITEBACK_SIZE);
|
||||
HCCA_WRITEBACK_SIZE, MEMTXATTRS_UNSPECIFIED);
|
||||
}
|
||||
|
||||
/* Read/Write the contents of a TD from/to main memory. */
|
||||
|
|
|
@ -487,7 +487,7 @@ static inline void xhci_dma_read_u32s(XHCIState *xhci, dma_addr_t addr,
|
|||
|
||||
assert((len % sizeof(uint32_t)) == 0);
|
||||
|
||||
dma_memory_read(xhci->as, addr, buf, len);
|
||||
dma_memory_read(xhci->as, addr, buf, len, MEMTXATTRS_UNSPECIFIED);
|
||||
|
||||
for (i = 0; i < (len / sizeof(uint32_t)); i++) {
|
||||
buf[i] = le32_to_cpu(buf[i]);
|
||||
|
@ -507,7 +507,7 @@ static inline void xhci_dma_write_u32s(XHCIState *xhci, dma_addr_t addr,
|
|||
for (i = 0; i < n; i++) {
|
||||
tmp[i] = cpu_to_le32(buf[i]);
|
||||
}
|
||||
dma_memory_write(xhci->as, addr, tmp, len);
|
||||
dma_memory_write(xhci->as, addr, tmp, len, MEMTXATTRS_UNSPECIFIED);
|
||||
}
|
||||
|
||||
static XHCIPort *xhci_lookup_port(XHCIState *xhci, struct USBPort *uport)
|
||||
|
@ -618,7 +618,7 @@ static void xhci_write_event(XHCIState *xhci, XHCIEvent *event, int v)
|
|||
ev_trb.status, ev_trb.control);
|
||||
|
||||
addr = intr->er_start + TRB_SIZE*intr->er_ep_idx;
|
||||
dma_memory_write(xhci->as, addr, &ev_trb, TRB_SIZE);
|
||||
dma_memory_write(xhci->as, addr, &ev_trb, TRB_SIZE, MEMTXATTRS_UNSPECIFIED);
|
||||
|
||||
intr->er_ep_idx++;
|
||||
if (intr->er_ep_idx >= intr->er_size) {
|
||||
|
@ -679,7 +679,8 @@ static TRBType xhci_ring_fetch(XHCIState *xhci, XHCIRing *ring, XHCITRB *trb,
|
|||
|
||||
while (1) {
|
||||
TRBType type;
|
||||
dma_memory_read(xhci->as, ring->dequeue, trb, TRB_SIZE);
|
||||
dma_memory_read(xhci->as, ring->dequeue, trb, TRB_SIZE,
|
||||
MEMTXATTRS_UNSPECIFIED);
|
||||
trb->addr = ring->dequeue;
|
||||
trb->ccs = ring->ccs;
|
||||
le64_to_cpus(&trb->parameter);
|
||||
|
@ -726,7 +727,8 @@ static int xhci_ring_chain_length(XHCIState *xhci, const XHCIRing *ring)
|
|||
|
||||
while (1) {
|
||||
TRBType type;
|
||||
dma_memory_read(xhci->as, dequeue, &trb, TRB_SIZE);
|
||||
dma_memory_read(xhci->as, dequeue, &trb, TRB_SIZE,
|
||||
MEMTXATTRS_UNSPECIFIED);
|
||||
le64_to_cpus(&trb.parameter);
|
||||
le32_to_cpus(&trb.status);
|
||||
le32_to_cpus(&trb.control);
|
||||
|
@ -781,7 +783,8 @@ static void xhci_er_reset(XHCIState *xhci, int v)
|
|||
xhci_die(xhci);
|
||||
return;
|
||||
}
|
||||
dma_memory_read(xhci->as, erstba, &seg, sizeof(seg));
|
||||
dma_memory_read(xhci->as, erstba, &seg, sizeof(seg),
|
||||
MEMTXATTRS_UNSPECIFIED);
|
||||
le32_to_cpus(&seg.addr_low);
|
||||
le32_to_cpus(&seg.addr_high);
|
||||
le32_to_cpus(&seg.size);
|
||||
|
@ -2397,7 +2400,8 @@ static TRBCCode xhci_get_port_bandwidth(XHCIState *xhci, uint64_t pctx)
|
|||
/* TODO: actually implement real values here */
|
||||
bw_ctx[0] = 0;
|
||||
memset(&bw_ctx[1], 80, xhci->numports); /* 80% */
|
||||
dma_memory_write(xhci->as, ctx, bw_ctx, sizeof(bw_ctx));
|
||||
dma_memory_write(xhci->as, ctx, bw_ctx, sizeof(bw_ctx),
|
||||
MEMTXATTRS_UNSPECIFIED);
|
||||
|
||||
return CC_SUCCESS;
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue