mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-07 01:33:56 -06:00
target-arm: Add ARM UDIV/SDIV support
Add support for UDIV and SDIV in ARM mode. This is a new optional feature for A profile cores (Thumb mode has had UDIV and SDIV for M profile cores for some time). Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
477899908f
commit
b8b8ea05c4
3 changed files with 24 additions and 1 deletions
|
@ -7639,6 +7639,25 @@ static void disas_arm_insn(CPUState * env, DisasContext *s)
|
|||
store_reg(s, rn, tmp);
|
||||
}
|
||||
break;
|
||||
case 1:
|
||||
case 3:
|
||||
/* SDIV, UDIV */
|
||||
if (!arm_feature(env, ARM_FEATURE_ARM_DIV)) {
|
||||
goto illegal_op;
|
||||
}
|
||||
if (((insn >> 5) & 7) || (rd != 15)) {
|
||||
goto illegal_op;
|
||||
}
|
||||
tmp = load_reg(s, rm);
|
||||
tmp2 = load_reg(s, rs);
|
||||
if (insn & (1 << 21)) {
|
||||
gen_helper_udiv(tmp, tmp, tmp2);
|
||||
} else {
|
||||
gen_helper_sdiv(tmp, tmp, tmp2);
|
||||
}
|
||||
tcg_temp_free_i32(tmp2);
|
||||
store_reg(s, rn, tmp);
|
||||
break;
|
||||
default:
|
||||
goto illegal_op;
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue