mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-03 15:53:54 -06:00
hw/char/imx_serial: Fix reset value of UFCR register
The value of the UCFR register is respected when echoing characters to the terminal, but its reset value is reserved. Fix the reset value to the one documented in the datasheet. While at it move the related attribute out of the section of unimplemented registers since its value is actually respected. Signed-off-by: Bernhard Beschow <shentey@gmail.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
deeb996935
commit
b6cd77fbdd
2 changed files with 2 additions and 1 deletions
|
@ -160,6 +160,7 @@ static void imx_serial_reset(IMXSerialState *s)
|
|||
s->ucr3 = 0x700;
|
||||
s->ubmr = 0;
|
||||
s->ubrc = 4;
|
||||
s->ufcr = BIT(11) | BIT(0);
|
||||
|
||||
fifo32_reset(&s->rx_fifo);
|
||||
timer_del(&s->ageing_timer);
|
||||
|
|
|
@ -109,13 +109,13 @@ struct IMXSerialState {
|
|||
uint32_t ucr1;
|
||||
uint32_t ucr2;
|
||||
uint32_t uts1;
|
||||
uint32_t ufcr;
|
||||
|
||||
/*
|
||||
* The registers below are implemented just so that the
|
||||
* guest OS sees what it has written
|
||||
*/
|
||||
uint32_t onems;
|
||||
uint32_t ufcr;
|
||||
uint32_t ubmr;
|
||||
uint32_t ubrc;
|
||||
uint32_t ucr3;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue