motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-03 07:43:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/mips: Rename 128-bit upper halve GPR registers

Browse source 
TCG displays the upper halve registers with the same name
as their lower halves. Rename the upper halves with the
'[hi]' suffix.

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20210214175912.732946-6-f4bug@amsat.org>
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
This commit is contained in:
Philippe Mathieu-Daudé 2021-02-14 18:58:35 +01:00
parent cefd68f6b1
commit b5b63d43a0
1 changed files with 3 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

4
target/mips/translate.c
View file

@ -29289,10 +29289,12 @@ void mips_tcg_init(void)
cpu_gpr_hi[0] = NULL; cpu_gpr_hi[0] = NULL;
for (unsigned i = 1; i < 32; i++) { for (unsigned i = 1; i < 32; i++) {
g_autofree char *rname = g_strdup_printf("%s[hi]", regnames[i]);
cpu_gpr_hi[i] = tcg_global_mem_new_i64(cpu_env, cpu_gpr_hi[i] = tcg_global_mem_new_i64(cpu_env,
offsetof(CPUMIPSState, offsetof(CPUMIPSState,
active_tc.gpr_hi[i]), active_tc.gpr_hi[i]),
regnames[i]); rname);
} }
#endif /* !TARGET_MIPS64 */ #endif /* !TARGET_MIPS64 */
for (i = 0; i < 32; i++) { for (i = 0; i < 32; i++) {