mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-08 10:13:56 -06:00
tcg: Merge INDEX_op_mov_{i32,i64}
Begin to rely on TCGOp.type to discriminate operations, rather than two different opcodes. Convert mov first. Introduce TCG_OPF_INT in order to keep opcode dumps the same. Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
48e8de684a
commit
b5701261da
17 changed files with 32 additions and 58 deletions
|
@ -463,7 +463,7 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env,
|
|||
regs[r0] = regs[tmp32 ? r3 : r4];
|
||||
break;
|
||||
#endif
|
||||
CASE_32_64(mov)
|
||||
case INDEX_op_mov:
|
||||
tci_args_rr(insn, &r0, &r1);
|
||||
regs[r0] = regs[r1];
|
||||
break;
|
||||
|
@ -1063,8 +1063,7 @@ int print_insn_tci(bfd_vma addr, disassemble_info *info)
|
|||
op_name, str_r(r0), str_r(r1), s2);
|
||||
break;
|
||||
|
||||
case INDEX_op_mov_i32:
|
||||
case INDEX_op_mov_i64:
|
||||
case INDEX_op_mov:
|
||||
case INDEX_op_ext_i32_i64:
|
||||
case INDEX_op_extu_i32_i64:
|
||||
case INDEX_op_bswap16_i32:
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue