motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-11 03:24:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

cpu_defs: Simplify CPUTLB padding logic

Browse source 
There was a complicated subtractive arithmetic for determining the
padding on the CPUTLBEntry structure. Simplify this with a union.

Signed-off-by: Peter Crosthwaite <crosthwaite.peter@gmail.com>
Message-Id: <1436130533-18565-1-git-send-email-crosthwaite.peter@gmail.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
Peter Crosthwaite 2015-07-05 14:08:53 -07:00 • committed by Paolo Bonzini
parent 02d57ea115
commit b4a4b8d0e0
1 changed files with 12 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

23
include/exec/cpu-defs.h
View file

@ -105,17 +105,18 @@ typedef struct CPUTLBEntry {
bit 3 : indicates that the entry is invalid bit 3 : indicates that the entry is invalid
bit 2..0 : zero bit 2..0 : zero
*/ */
target_ulong addr_read; union {
target_ulong addr_write; struct {
target_ulong addr_code; target_ulong addr_read;
/* Addend to virtual address to get host address. IO accesses target_ulong addr_write;
use the corresponding iotlb value. */ target_ulong addr_code;
uintptr_t addend; /* Addend to virtual address to get host address. IO accesses
/* padding to get a power of two size */ use the corresponding iotlb value. */
uint8_t dummy[(1 << CPU_TLB_ENTRY_BITS) - uintptr_t addend;
(sizeof(target_ulong) * 3 + };
((-sizeof(target_ulong) * 3) & (sizeof(uintptr_t) - 1)) + /* padding to get a power of two size */
sizeof(uintptr_t))]; uint8_t dummy[1 << CPU_TLB_ENTRY_BITS];
};
} CPUTLBEntry; } CPUTLBEntry;
QEMU_BUILD_BUG_ON(sizeof(CPUTLBEntry) != (1 << CPU_TLB_ENTRY_BITS)); QEMU_BUILD_BUG_ON(sizeof(CPUTLBEntry) != (1 << CPU_TLB_ENTRY_BITS));