mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-07 09:43:56 -06:00
hw/timer/imx_gpt: Convert DPRINTF to trace events
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Bernhard Beschow <shentey@gmail.com> Message-id: 20241103143330.123596-3-shentey@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
e8217c573f
commit
afd431e45a
2 changed files with 11 additions and 13 deletions
|
@ -18,19 +18,12 @@
|
||||||
#include "migration/vmstate.h"
|
#include "migration/vmstate.h"
|
||||||
#include "qemu/module.h"
|
#include "qemu/module.h"
|
||||||
#include "qemu/log.h"
|
#include "qemu/log.h"
|
||||||
|
#include "trace.h"
|
||||||
|
|
||||||
#ifndef DEBUG_IMX_GPT
|
#ifndef DEBUG_IMX_GPT
|
||||||
#define DEBUG_IMX_GPT 0
|
#define DEBUG_IMX_GPT 0
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#define DPRINTF(fmt, args...) \
|
|
||||||
do { \
|
|
||||||
if (DEBUG_IMX_GPT) { \
|
|
||||||
fprintf(stderr, "[%s]%s: " fmt , TYPE_IMX_GPT, \
|
|
||||||
__func__, ##args); \
|
|
||||||
} \
|
|
||||||
} while (0)
|
|
||||||
|
|
||||||
static const char *imx_gpt_reg_name(uint32_t reg)
|
static const char *imx_gpt_reg_name(uint32_t reg)
|
||||||
{
|
{
|
||||||
switch (reg) {
|
switch (reg) {
|
||||||
|
@ -145,7 +138,7 @@ static void imx_gpt_set_freq(IMXGPTState *s)
|
||||||
s->freq = imx_ccm_get_clock_frequency(s->ccm,
|
s->freq = imx_ccm_get_clock_frequency(s->ccm,
|
||||||
s->clocks[clksrc]) / (1 + s->pr);
|
s->clocks[clksrc]) / (1 + s->pr);
|
||||||
|
|
||||||
DPRINTF("Setting clksrc %d to frequency %d\n", clksrc, s->freq);
|
trace_imx_gpt_set_freq(clksrc, s->freq);
|
||||||
|
|
||||||
if (s->freq) {
|
if (s->freq) {
|
||||||
ptimer_set_freq(s->timer, s->freq);
|
ptimer_set_freq(s->timer, s->freq);
|
||||||
|
@ -317,7 +310,7 @@ static uint64_t imx_gpt_read(void *opaque, hwaddr offset, unsigned size)
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
||||||
DPRINTF("(%s) = 0x%08x\n", imx_gpt_reg_name(offset >> 2), reg_value);
|
trace_imx_gpt_read(imx_gpt_reg_name(offset >> 2), reg_value);
|
||||||
|
|
||||||
return reg_value;
|
return reg_value;
|
||||||
}
|
}
|
||||||
|
@ -384,8 +377,7 @@ static void imx_gpt_write(void *opaque, hwaddr offset, uint64_t value,
|
||||||
IMXGPTState *s = IMX_GPT(opaque);
|
IMXGPTState *s = IMX_GPT(opaque);
|
||||||
uint32_t oldreg;
|
uint32_t oldreg;
|
||||||
|
|
||||||
DPRINTF("(%s, value = 0x%08x)\n", imx_gpt_reg_name(offset >> 2),
|
trace_imx_gpt_write(imx_gpt_reg_name(offset >> 2), (uint32_t)value);
|
||||||
(uint32_t)value);
|
|
||||||
|
|
||||||
switch (offset >> 2) {
|
switch (offset >> 2) {
|
||||||
case 0:
|
case 0:
|
||||||
|
@ -485,7 +477,7 @@ static void imx_gpt_timeout(void *opaque)
|
||||||
{
|
{
|
||||||
IMXGPTState *s = IMX_GPT(opaque);
|
IMXGPTState *s = IMX_GPT(opaque);
|
||||||
|
|
||||||
DPRINTF("\n");
|
trace_imx_gpt_timeout();
|
||||||
|
|
||||||
s->sr |= s->next_int;
|
s->sr |= s->next_int;
|
||||||
s->next_int = 0;
|
s->next_int = 0;
|
||||||
|
|
|
@ -49,6 +49,12 @@ cmsdk_apb_dualtimer_read(uint64_t offset, uint64_t data, unsigned size) "CMSDK A
|
||||||
cmsdk_apb_dualtimer_write(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB dualtimer write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
|
cmsdk_apb_dualtimer_write(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB dualtimer write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
|
||||||
cmsdk_apb_dualtimer_reset(void) "CMSDK APB dualtimer: reset"
|
cmsdk_apb_dualtimer_reset(void) "CMSDK APB dualtimer: reset"
|
||||||
|
|
||||||
|
# imx_gpt.c
|
||||||
|
imx_gpt_set_freq(uint32_t clksrc, uint32_t freq) "Setting clksrc %u to %u Hz"
|
||||||
|
imx_gpt_read(const char *name, uint64_t value) "%s -> 0x%08" PRIx64
|
||||||
|
imx_gpt_write(const char *name, uint64_t value) "%s <- 0x%08" PRIx64
|
||||||
|
imx_gpt_timeout(void) ""
|
||||||
|
|
||||||
# npcm7xx_timer.c
|
# npcm7xx_timer.c
|
||||||
npcm7xx_timer_read(const char *id, uint64_t offset, uint64_t value) " %s offset: 0x%04" PRIx64 " value 0x%08" PRIx64
|
npcm7xx_timer_read(const char *id, uint64_t offset, uint64_t value) " %s offset: 0x%04" PRIx64 " value 0x%08" PRIx64
|
||||||
npcm7xx_timer_write(const char *id, uint64_t offset, uint64_t value) "%s offset: 0x%04" PRIx64 " value 0x%08" PRIx64
|
npcm7xx_timer_write(const char *id, uint64_t offset, uint64_t value) "%s offset: 0x%04" PRIx64 " value 0x%08" PRIx64
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue