motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-11 03:24:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

cadence_gem: fix interrupt events

Browse source 
Bits in the ISR were continually mirroring their corresponding TX/RX SR bits.
This is incorrect. The ISR bits are only ever set at the time their
corresponding event occurs.

Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Message-id: cedfb6d108318846480b416a6041023ea5a353d6.1360901435.git.peter.crosthwaite@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Peter Crosthwaite 2013-02-28 18:23:15 +00:00 • committed by Peter Maydell
parent 1c5d07909a
commit ae80a3546f
1 changed files with 4 additions and 23 deletions
Download patch file Download diff file Expand all files Collapse all files

27
hw/cadence_gem.c
View file

@ -427,32 +427,9 @@ static int gem_can_receive(NetClientState *nc)
*/ */
static void gem_update_int_status(GemState *s) static void gem_update_int_status(GemState *s)
{ {
uint32_t new_interrupts = 0;
/* Packet transmitted ? */
if (s->regs[GEM_TXSTATUS] & GEM_TXSTATUS_TXCMPL) {
new_interrupts |= GEM_INT_TXCMPL;
}
/* End of TX ring ? */
if (s->regs[GEM_TXSTATUS] & GEM_TXSTATUS_USED) {
new_interrupts |= GEM_INT_TXUSED;
}
/* Frame received ? */
if (s->regs[GEM_RXSTATUS] & GEM_RXSTATUS_FRMRCVD) {
new_interrupts |= GEM_INT_RXCMPL;
}
/* RX ring full ? */
if (s->regs[GEM_RXSTATUS] & GEM_RXSTATUS_NOBUF) {
new_interrupts |= GEM_INT_RXUSED;
}
s->regs[GEM_ISR] |= new_interrupts & ~(s->regs[GEM_IMR]);
if (s->regs[GEM_ISR]) { if (s->regs[GEM_ISR]) {
DB_PRINT("asserting int. (0x%08x)\n", s->regs[GEM_ISR]); DB_PRINT("asserting int. (0x%08x)\n", s->regs[GEM_ISR]);
qemu_set_irq(s->irq, 1); qemu_set_irq(s->irq, 1);
} else {
qemu_set_irq(s->irq, 0);
} }
} }
@ -697,6 +674,7 @@ static ssize_t gem_receive(NetClientState *nc, const uint8_t *buf, size_t size)
DB_PRINT("descriptor 0x%x owned by sw.\n", DB_PRINT("descriptor 0x%x owned by sw.\n",
(unsigned)packet_desc_addr); (unsigned)packet_desc_addr);
s->regs[GEM_RXSTATUS] |= GEM_RXSTATUS_NOBUF; s->regs[GEM_RXSTATUS] |= GEM_RXSTATUS_NOBUF;
s->regs[GEM_ISR] |= GEM_INT_RXUSED & ~(s->regs[GEM_IMR]);
/* Handle interrupt consequences */ /* Handle interrupt consequences */
gem_update_int_status(s); gem_update_int_status(s);
return -1; return -1;
@ -765,6 +743,7 @@ static ssize_t gem_receive(NetClientState *nc, const uint8_t *buf, size_t size)
(uint8_t *)&desc[0], sizeof(desc)); (uint8_t *)&desc[0], sizeof(desc));
s->regs[GEM_RXSTATUS] |= GEM_RXSTATUS_FRMRCVD; s->regs[GEM_RXSTATUS] |= GEM_RXSTATUS_FRMRCVD;
s->regs[GEM_ISR] |= GEM_INT_RXCMPL & ~(s->regs[GEM_IMR]);
/* Handle interrupt consequences */ /* Handle interrupt consequences */
gem_update_int_status(s); gem_update_int_status(s);
@ -894,6 +873,7 @@ static void gem_transmit(GemState *s)
DB_PRINT("TX descriptor next: 0x%08x\n", s->tx_desc_addr); DB_PRINT("TX descriptor next: 0x%08x\n", s->tx_desc_addr);
s->regs[GEM_TXSTATUS] |= GEM_TXSTATUS_TXCMPL; s->regs[GEM_TXSTATUS] |= GEM_TXSTATUS_TXCMPL;
s->regs[GEM_ISR] |= GEM_INT_TXCMPL & ~(s->regs[GEM_IMR]);
/* Handle interrupt consequences */ /* Handle interrupt consequences */
gem_update_int_status(s); gem_update_int_status(s);
@ -931,6 +911,7 @@ static void gem_transmit(GemState *s)
if (tx_desc_get_used(desc)) { if (tx_desc_get_used(desc)) {
s->regs[GEM_TXSTATUS] |= GEM_TXSTATUS_USED; s->regs[GEM_TXSTATUS] |= GEM_TXSTATUS_USED;
s->regs[GEM_ISR] |= GEM_INT_TXUSED & ~(s->regs[GEM_IMR]);
gem_update_int_status(s); gem_update_int_status(s);
} }
} }