motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 00:33:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

alpha: fix a missing literal sign issue

Browse source 
Reported by Tristan Gingold

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5248 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
aurel32 2008-09-18 09:17:13 +00:00
parent 6ad025921c
commit adf3c8b6e9
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
target-alpha/translate.c
View file

@ -390,7 +390,7 @@ static always_inline void gen_arith3 (DisasContext *ctx,
static always_inline void gen_cmov (DisasContext *ctx, static always_inline void gen_cmov (DisasContext *ctx,
TCGCond inv_cond, TCGCond inv_cond,
int ra, int rb, int rc, int ra, int rb, int rc,
int islit, int8_t lit, int mask) int islit, uint8_t lit, int mask)
{ {
int l1; int l1;
@ -477,7 +477,7 @@ static always_inline void gen_itf (DisasContext *ctx,
/* EXTWH, EXTWH, EXTLH, EXTQH */ /* EXTWH, EXTWH, EXTLH, EXTQH */
static always_inline void gen_ext_h(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1), static always_inline void gen_ext_h(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1),
int ra, int rb, int rc, int ra, int rb, int rc,
int islit, int8_t lit) int islit, uint8_t lit)
{ {
if (unlikely(rc == 31)) if (unlikely(rc == 31))
return; return;
@ -508,7 +508,7 @@ static always_inline void gen_ext_h(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1),
/* EXTBL, EXTWL, EXTWL, EXTLL, EXTQL */ /* EXTBL, EXTWL, EXTWL, EXTLL, EXTQL */
static always_inline void gen_ext_l(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1), static always_inline void gen_ext_l(void (*tcg_gen_ext_i64)(TCGv t0, TCGv t1),
int ra, int rb, int rc, int ra, int rb, int rc,
int islit, int8_t lit) int islit, uint8_t lit)
{ {
if (unlikely(rc == 31)) if (unlikely(rc == 31))
return; return;
@ -567,7 +567,7 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn)
int32_t disp21, disp16, disp12; int32_t disp21, disp16, disp12;
uint16_t fn11, fn16; uint16_t fn11, fn16;
uint8_t opc, ra, rb, rc, sbz, fpfn, fn7, fn2, islit; uint8_t opc, ra, rb, rc, sbz, fpfn, fn7, fn2, islit;
int8_t lit; uint8_t lit;
int ret; int ret;
/* Decode all instruction fields */ /* Decode all instruction fields */