mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-31 14:02:05 -06:00
Rename target_phys_addr_t to hwaddr
target_phys_addr_t is unwieldly, violates the C standard (_t suffixes are reserved) and its purpose doesn't match the name (most target_phys_addr_t addresses are not target specific). Replace it with a finger-friendly, standards conformant hwaddr. Outstanding patchsets can be fixed up with the command git rebase -i --exec 'find -name "*.[ch]" | xargs s/target_phys_addr_t/hwaddr/g' origin Signed-off-by: Avi Kivity <avi@redhat.com> Signed-off-by: Anthony Liguori <aliguori@us.ibm.com>
This commit is contained in:
parent
50d2b4d93f
commit
a8170e5e97
383 changed files with 2240 additions and 2240 deletions
|
@ -45,7 +45,7 @@ static void arm_timer_update(arm_timer_state *s)
|
|||
}
|
||||
}
|
||||
|
||||
static uint32_t arm_timer_read(void *opaque, target_phys_addr_t offset)
|
||||
static uint32_t arm_timer_read(void *opaque, hwaddr offset)
|
||||
{
|
||||
arm_timer_state *s = (arm_timer_state *)opaque;
|
||||
|
||||
|
@ -87,7 +87,7 @@ static void arm_timer_recalibrate(arm_timer_state *s, int reload)
|
|||
ptimer_set_limit(s->timer, limit, reload);
|
||||
}
|
||||
|
||||
static void arm_timer_write(void *opaque, target_phys_addr_t offset,
|
||||
static void arm_timer_write(void *opaque, hwaddr offset,
|
||||
uint32_t value)
|
||||
{
|
||||
arm_timer_state *s = (arm_timer_state *)opaque;
|
||||
|
@ -202,7 +202,7 @@ static void sp804_set_irq(void *opaque, int irq, int level)
|
|||
qemu_set_irq(s->irq, s->level[0] || s->level[1]);
|
||||
}
|
||||
|
||||
static uint64_t sp804_read(void *opaque, target_phys_addr_t offset,
|
||||
static uint64_t sp804_read(void *opaque, hwaddr offset,
|
||||
unsigned size)
|
||||
{
|
||||
sp804_state *s = (sp804_state *)opaque;
|
||||
|
@ -230,7 +230,7 @@ static uint64_t sp804_read(void *opaque, target_phys_addr_t offset,
|
|||
return 0;
|
||||
}
|
||||
|
||||
static void sp804_write(void *opaque, target_phys_addr_t offset,
|
||||
static void sp804_write(void *opaque, hwaddr offset,
|
||||
uint64_t value, unsigned size)
|
||||
{
|
||||
sp804_state *s = (sp804_state *)opaque;
|
||||
|
@ -291,7 +291,7 @@ typedef struct {
|
|||
arm_timer_state *timer[3];
|
||||
} icp_pit_state;
|
||||
|
||||
static uint64_t icp_pit_read(void *opaque, target_phys_addr_t offset,
|
||||
static uint64_t icp_pit_read(void *opaque, hwaddr offset,
|
||||
unsigned size)
|
||||
{
|
||||
icp_pit_state *s = (icp_pit_state *)opaque;
|
||||
|
@ -306,7 +306,7 @@ static uint64_t icp_pit_read(void *opaque, target_phys_addr_t offset,
|
|||
return arm_timer_read(s->timer[n], offset & 0xff);
|
||||
}
|
||||
|
||||
static void icp_pit_write(void *opaque, target_phys_addr_t offset,
|
||||
static void icp_pit_write(void *opaque, hwaddr offset,
|
||||
uint64_t value, unsigned size)
|
||||
{
|
||||
icp_pit_state *s = (icp_pit_state *)opaque;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue