mirror of
https://github.com/Motorhead1991/qemu.git
synced 2026-01-06 14:37:42 -07:00
target/riscv: Allocate itrigger timers only once
riscv_trigger_init() had been called on reset events that can happen
several times for a CPU and it allocated timers for itrigger. If old
timers were present, they were simply overwritten by the new timers,
resulting in a memory leak.
Divide riscv_trigger_init() into two functions, namely
riscv_trigger_realize() and riscv_trigger_reset() and call them in
appropriate timing. The timer allocation will happen only once for a
CPU in riscv_trigger_realize().
Fixes: 5a4ae64cac ("target/riscv: Add itrigger support when icount is enabled")
Signed-off-by: Akihiko Odaki <akihiko.odaki@daynix.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-ID: <20230818034059.9146-1-akihiko.odaki@daynix.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
7d496bb502
commit
a7c272df82
3 changed files with 21 additions and 5 deletions
|
|
@ -903,7 +903,17 @@ bool riscv_cpu_debug_check_watchpoint(CPUState *cs, CPUWatchpoint *wp)
|
|||
return false;
|
||||
}
|
||||
|
||||
void riscv_trigger_init(CPURISCVState *env)
|
||||
void riscv_trigger_realize(CPURISCVState *env)
|
||||
{
|
||||
int i;
|
||||
|
||||
for (i = 0; i < RV_MAX_TRIGGERS; i++) {
|
||||
env->itrigger_timer[i] = timer_new_ns(QEMU_CLOCK_VIRTUAL,
|
||||
riscv_itrigger_timer_cb, env);
|
||||
}
|
||||
}
|
||||
|
||||
void riscv_trigger_reset_hold(CPURISCVState *env)
|
||||
{
|
||||
target_ulong tdata1 = build_tdata1(env, TRIGGER_TYPE_AD_MATCH, 0, 0);
|
||||
int i;
|
||||
|
|
@ -928,7 +938,6 @@ void riscv_trigger_init(CPURISCVState *env)
|
|||
env->tdata3[i] = 0;
|
||||
env->cpu_breakpoint[i] = NULL;
|
||||
env->cpu_watchpoint[i] = NULL;
|
||||
env->itrigger_timer[i] = timer_new_ns(QEMU_CLOCK_VIRTUAL,
|
||||
riscv_itrigger_timer_cb, env);
|
||||
timer_del(env->itrigger_timer[i]);
|
||||
}
|
||||
}
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue