mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-21 17:11:57 -06:00
target/riscv: Without H-mode mask all HS mode inturrupts in mie.
Signed-off-by: Rajnesh Kanwal <rkanwal@rivosinc.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-ID: <20231016111736.28721-2-rkanwal@rivosinc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
e57039ddab
commit
a7b6917025
1 changed files with 1 additions and 1 deletions
|
@ -1525,7 +1525,7 @@ static RISCVException rmw_mie64(CPURISCVState *env, int csrno,
|
||||||
env->mie = (env->mie & ~mask) | (new_val & mask);
|
env->mie = (env->mie & ~mask) | (new_val & mask);
|
||||||
|
|
||||||
if (!riscv_has_ext(env, RVH)) {
|
if (!riscv_has_ext(env, RVH)) {
|
||||||
env->mie &= ~((uint64_t)MIP_SGEIP);
|
env->mie &= ~((uint64_t)HS_MODE_INTERRUPTS);
|
||||||
}
|
}
|
||||||
|
|
||||||
return RISCV_EXCP_NONE;
|
return RISCV_EXCP_NONE;
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue