mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-10 11:04:58 -06:00
hw/riscv: Move sifive_test model to hw/misc
This is an effort to clean up the hw/riscv directory. Ideally it should only contain the RISC-V SoC / machine codes plus generic codes. Let's move sifive_test model to hw/misc directory. Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <1599129623-68957-10-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
b609b7e319
commit
a4b84608ba
7 changed files with 7 additions and 3 deletions
|
@ -61,6 +61,7 @@ config RISCV_VIRT
|
|||
select SIFIVE
|
||||
select SIFIVE_CLINT
|
||||
select SIFIVE_PLIC
|
||||
select SIFIVE_TEST
|
||||
|
||||
config MICROCHIP_PFSOC
|
||||
bool
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue