mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-10 19:14:58 -06:00
target/mips: Raise exception when DINSV opcode used with DSP disabled
Per the "MIPS® DSP Module for MIPS64 Architecture" manual, rev. 3.02,
Table 5.3 "SPECIAL3 Encoding of Function Field for DSP Module":
If the Module/ASE is not implemented, executing such an instruction
must cause a Reserved Instruction Exception.
The DINSV instruction lists the following exceptions:
- Reserved Instruction
- DSP Disabled
If the MIPS core doesn't support the DSP module, or the DSP is
disabled, do not handle the '$rt = $0' case as a no-op but raise
the proper exception instead.
Cc: Jia Liu <proljc@gmail.com>
Fixes: 1cb6686cf9
("target-mips: Add ASE DSP bit/manipulation instructions")
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20210529165443.1114402-1-f4bug@amsat.org>
This commit is contained in:
parent
6eb223104c
commit
a071578b93
1 changed files with 2 additions and 1 deletions
|
@ -24379,10 +24379,11 @@ static void decode_opc_special3_legacy(CPUMIPSState *env, DisasContext *ctx)
|
||||||
{
|
{
|
||||||
TCGv t0, t1;
|
TCGv t0, t1;
|
||||||
|
|
||||||
|
check_dsp(ctx);
|
||||||
|
|
||||||
if (rt == 0) {
|
if (rt == 0) {
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
check_dsp(ctx);
|
|
||||||
|
|
||||||
t0 = tcg_temp_new();
|
t0 = tcg_temp_new();
|
||||||
t1 = tcg_temp_new();
|
t1 = tcg_temp_new();
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue