mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-06 17:23:56 -06:00
Implement the PowerPC alternate time-base, following the 2.04 specification.
Share most code with the time-base management routines. Remove time-base write routines from user-mode emulation environments. git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3277 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
parent
4887d78b01
commit
a062e36c58
6 changed files with 139 additions and 62 deletions
|
@ -625,6 +625,10 @@ uint32_t cpu_ppc_load_tbl (CPUPPCState *env);
|
|||
uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
|
||||
void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
|
||||
void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
|
||||
uint32_t cpu_ppc_load_atbl (CPUPPCState *env);
|
||||
uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
|
||||
void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
|
||||
void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
|
||||
uint32_t cpu_ppc_load_decr (CPUPPCState *env);
|
||||
void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
|
||||
#if defined(TARGET_PPC64H)
|
||||
|
@ -798,8 +802,8 @@ int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, target_ulong val);
|
|||
#define SPR_BOOKE_SPEFSCR (0x200)
|
||||
#define SPR_E500_BBEAR (0x201)
|
||||
#define SPR_E500_BBTAR (0x202)
|
||||
#define SPR_BOOKE_ATBL (0x20E)
|
||||
#define SPR_BOOKE_ATBU (0x20F)
|
||||
#define SPR_ATBL (0x20E)
|
||||
#define SPR_ATBU (0x20F)
|
||||
#define SPR_IBAT0U (0x210)
|
||||
#define SPR_BOOKE_IVOR32 (0x210)
|
||||
#define SPR_IBAT0L (0x211)
|
||||
|
|
|
@ -423,6 +423,18 @@ void OPPROTO op_load_tbu (void)
|
|||
RETURN();
|
||||
}
|
||||
|
||||
void OPPROTO op_load_atbl (void)
|
||||
{
|
||||
T0 = cpu_ppc_load_atbl(env);
|
||||
RETURN();
|
||||
}
|
||||
|
||||
void OPPROTO op_load_atbu (void)
|
||||
{
|
||||
T0 = cpu_ppc_load_atbu(env);
|
||||
RETURN();
|
||||
}
|
||||
|
||||
#if !defined(CONFIG_USER_ONLY)
|
||||
void OPPROTO op_store_tbl (void)
|
||||
{
|
||||
|
@ -436,6 +448,18 @@ void OPPROTO op_store_tbu (void)
|
|||
RETURN();
|
||||
}
|
||||
|
||||
void OPPROTO op_store_atbl (void)
|
||||
{
|
||||
cpu_ppc_store_atbl(env, T0);
|
||||
RETURN();
|
||||
}
|
||||
|
||||
void OPPROTO op_store_atbu (void)
|
||||
{
|
||||
cpu_ppc_store_atbu(env, T0);
|
||||
RETURN();
|
||||
}
|
||||
|
||||
void OPPROTO op_load_decr (void)
|
||||
{
|
||||
T0 = cpu_ppc_load_decr(env);
|
||||
|
|
|
@ -162,6 +162,18 @@ static void spr_read_tbu (void *opaque, int sprn)
|
|||
gen_op_load_tbu();
|
||||
}
|
||||
|
||||
__attribute__ (( unused ))
|
||||
static void spr_read_atbl (void *opaque, int sprn)
|
||||
{
|
||||
gen_op_load_atbl();
|
||||
}
|
||||
|
||||
__attribute__ (( unused ))
|
||||
static void spr_read_atbu (void *opaque, int sprn)
|
||||
{
|
||||
gen_op_load_atbu();
|
||||
}
|
||||
|
||||
#if !defined(CONFIG_USER_ONLY)
|
||||
static void spr_write_tbl (void *opaque, int sprn)
|
||||
{
|
||||
|
@ -172,6 +184,18 @@ static void spr_write_tbu (void *opaque, int sprn)
|
|||
{
|
||||
gen_op_store_tbu();
|
||||
}
|
||||
|
||||
__attribute__ (( unused ))
|
||||
static void spr_write_atbl (void *opaque, int sprn)
|
||||
{
|
||||
gen_op_store_atbl();
|
||||
}
|
||||
|
||||
__attribute__ (( unused ))
|
||||
static void spr_write_atbu (void *opaque, int sprn)
|
||||
{
|
||||
gen_op_store_atbu();
|
||||
}
|
||||
#endif
|
||||
|
||||
#if !defined(CONFIG_USER_ONLY)
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue