motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-06 09:13:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/hppa: Always use copy_iaoq_entry to set cpu_iaoq_[fb]

Browse source 
This will be how we ensure that the IAOQ is always
valid per PSW.W, therefore all stores to these two
variables must be done with this function.

Use third argument -1 if the destination is always dynamic,
and fourth argument NULL if the destination is always static.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2023-10-26 18:51:25 -07:00
parent 741322f471
commit a01809737e
1 changed files with 22 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

35
target/hppa/translate.c
View file

@ -792,8 +792,8 @@ static void gen_goto_tb(DisasContext *ctx, int which,
{ {
if (f != -1 && b != -1 && use_goto_tb(ctx, f)) { if (f != -1 && b != -1 && use_goto_tb(ctx, f)) {
tcg_gen_goto_tb(which); tcg_gen_goto_tb(which);
tcg_gen_movi_reg(cpu_iaoq_f, f); copy_iaoq_entry(ctx, cpu_iaoq_f, f, NULL);
tcg_gen_movi_reg(cpu_iaoq_b, b); copy_iaoq_entry(ctx, cpu_iaoq_b, b, NULL);
tcg_gen_exit_tb(ctx->base.tb, which); tcg_gen_exit_tb(ctx->base.tb, which);
} else { } else {
copy_iaoq_entry(ctx, cpu_iaoq_f, f, cpu_iaoq_b); copy_iaoq_entry(ctx, cpu_iaoq_f, f, cpu_iaoq_b);
@ -1867,8 +1867,9 @@ static bool do_ibranch(DisasContext *ctx, TCGv_reg dest,
tcg_gen_mov_reg(next, dest); tcg_gen_mov_reg(next, dest);
if (is_n) { if (is_n) {
if (use_nullify_skip(ctx)) { if (use_nullify_skip(ctx)) {
tcg_gen_mov_reg(cpu_iaoq_f, next); copy_iaoq_entry(ctx, cpu_iaoq_f, -1, next);
tcg_gen_addi_reg(cpu_iaoq_b, next, 4); tcg_gen_addi_reg(next, next, 4);
copy_iaoq_entry(ctx, cpu_iaoq_b, -1, next);
nullify_set(ctx, 0); nullify_set(ctx, 0);
ctx->base.is_jmp = DISAS_IAQ_N_UPDATED; ctx->base.is_jmp = DISAS_IAQ_N_UPDATED;
return true; return true;
@ -1890,8 +1891,10 @@ static bool do_ibranch(DisasContext *ctx, TCGv_reg dest,
/* We do have to handle the non-local temporary, DEST, before /* We do have to handle the non-local temporary, DEST, before
branching. Since IOAQ_F is not really live at this point, we branching. Since IOAQ_F is not really live at this point, we
can simply store DEST optimistically. Similarly with IAOQ_B. */ can simply store DEST optimistically. Similarly with IAOQ_B. */
tcg_gen_mov_reg(cpu_iaoq_f, dest); copy_iaoq_entry(ctx, cpu_iaoq_f, -1, dest);
tcg_gen_addi_reg(cpu_iaoq_b, dest, 4); next = tcg_temp_new();
tcg_gen_addi_reg(next, dest, 4);
copy_iaoq_entry(ctx, cpu_iaoq_b, -1, next);
nullify_over(ctx); nullify_over(ctx);
if (link != 0) { if (link != 0) {
@ -1970,6 +1973,8 @@ static TCGv_reg do_ibranch_priv(DisasContext *ctx, TCGv_reg offset)
aforementioned BE. */ aforementioned BE. */
static void do_page_zero(DisasContext *ctx) static void do_page_zero(DisasContext *ctx)
{ {
TCGv_reg tmp;
/* If by some means we get here with PSW[N]=1, that implies that /* If by some means we get here with PSW[N]=1, that implies that
the B,GATE instruction would be skipped, and we'd fault on the the B,GATE instruction would be skipped, and we'd fault on the
next insn within the privileged page. */ next insn within the privileged page. */
@ -2006,8 +2011,11 @@ static void do_page_zero(DisasContext *ctx)
case 0xe0: /* SET_THREAD_POINTER */ case 0xe0: /* SET_THREAD_POINTER */
tcg_gen_st_reg(cpu_gr[26], tcg_env, offsetof(CPUHPPAState, cr[27])); tcg_gen_st_reg(cpu_gr[26], tcg_env, offsetof(CPUHPPAState, cr[27]));
tcg_gen_ori_reg(cpu_iaoq_f, cpu_gr[31], 3); tmp = tcg_temp_new();
tcg_gen_addi_reg(cpu_iaoq_b, cpu_iaoq_f, 4); tcg_gen_ori_reg(tmp, cpu_gr[31], 3);
copy_iaoq_entry(ctx, cpu_iaoq_f, -1, tmp);
tcg_gen_addi_reg(tmp, tmp, 4);
copy_iaoq_entry(ctx, cpu_iaoq_b, -1, tmp);
ctx->base.is_jmp = DISAS_IAQ_N_UPDATED; ctx->base.is_jmp = DISAS_IAQ_N_UPDATED;
break; break;
@ -3438,8 +3446,9 @@ static bool trans_be(DisasContext *ctx, arg_be *a)
tcg_gen_mov_i64(cpu_sr[0], cpu_iasq_f); tcg_gen_mov_i64(cpu_sr[0], cpu_iasq_f);
} }
if (a->n && use_nullify_skip(ctx)) { if (a->n && use_nullify_skip(ctx)) {
tcg_gen_mov_reg(cpu_iaoq_f, tmp); copy_iaoq_entry(ctx, cpu_iaoq_f, -1, tmp);
tcg_gen_addi_reg(cpu_iaoq_b, cpu_iaoq_f, 4); tcg_gen_addi_reg(tmp, tmp, 4);
copy_iaoq_entry(ctx, cpu_iaoq_b, -1, tmp);
tcg_gen_mov_i64(cpu_iasq_f, new_spc); tcg_gen_mov_i64(cpu_iasq_f, new_spc);
tcg_gen_mov_i64(cpu_iasq_b, cpu_iasq_f); tcg_gen_mov_i64(cpu_iasq_b, cpu_iasq_f);
} else { } else {
@ -3447,7 +3456,7 @@ static bool trans_be(DisasContext *ctx, arg_be *a)
if (ctx->iaoq_b == -1) { if (ctx->iaoq_b == -1) {
tcg_gen_mov_i64(cpu_iasq_f, cpu_iasq_b); tcg_gen_mov_i64(cpu_iasq_f, cpu_iasq_b);
} }
tcg_gen_mov_reg(cpu_iaoq_b, tmp); copy_iaoq_entry(ctx, cpu_iaoq_b, -1, tmp);
tcg_gen_mov_i64(cpu_iasq_b, new_spc); tcg_gen_mov_i64(cpu_iasq_b, new_spc);
nullify_set(ctx, a->n); nullify_set(ctx, a->n);
} }
@ -4218,7 +4227,7 @@ static void hppa_tr_translate_insn(DisasContextBase *dcbase, CPUState *cs)
case DISAS_IAQ_N_STALE: case DISAS_IAQ_N_STALE:
case DISAS_IAQ_N_STALE_EXIT: case DISAS_IAQ_N_STALE_EXIT:
if (ctx->iaoq_f == -1) { if (ctx->iaoq_f == -1) {
tcg_gen_mov_reg(cpu_iaoq_f, cpu_iaoq_b); copy_iaoq_entry(ctx, cpu_iaoq_f, -1, cpu_iaoq_b);
copy_iaoq_entry(ctx, cpu_iaoq_b, ctx->iaoq_n, ctx->iaoq_n_var); copy_iaoq_entry(ctx, cpu_iaoq_b, ctx->iaoq_n, ctx->iaoq_n_var);
#ifndef CONFIG_USER_ONLY #ifndef CONFIG_USER_ONLY
tcg_gen_mov_i64(cpu_iasq_f, cpu_iasq_b); tcg_gen_mov_i64(cpu_iasq_f, cpu_iasq_b);
@ -4228,7 +4237,7 @@ static void hppa_tr_translate_insn(DisasContextBase *dcbase, CPUState *cs)
? DISAS_EXIT ? DISAS_EXIT
: DISAS_IAQ_N_UPDATED); : DISAS_IAQ_N_UPDATED);
} else if (ctx->iaoq_b == -1) { } else if (ctx->iaoq_b == -1) {
tcg_gen_mov_reg(cpu_iaoq_b, ctx->iaoq_n_var); copy_iaoq_entry(ctx, cpu_iaoq_b, -1, ctx->iaoq_n_var);
} }
break; break;