mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-02 23:33:54 -06:00
hw/pci: factor PCI reserve resources to a separate structure
Factor "bus_reserve", "io_reserve", "mem_reserve", "pref32_reserve" and "pref64_reserve" fields of the "GenPCIERootPort" structure out to "PCIResReserve" structure, so that other PCI bridges can reuse it to add resource reserve capability. Signed-off-by: Jing Liu <jing2.liu@linux.intel.com> Reviewed-by: Marcel Apfelbaum<marcel.apfelbaum@gmail.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
This commit is contained in:
parent
db812c4073
commit
9e8993991e
3 changed files with 47 additions and 42 deletions
|
@ -411,38 +411,34 @@ void pci_bridge_map_irq(PCIBridge *br, const char* bus_name,
|
|||
|
||||
|
||||
int pci_bridge_qemu_reserve_cap_init(PCIDevice *dev, int cap_offset,
|
||||
uint32_t bus_reserve, uint64_t io_reserve,
|
||||
uint64_t mem_non_pref_reserve,
|
||||
uint64_t mem_pref_32_reserve,
|
||||
uint64_t mem_pref_64_reserve,
|
||||
Error **errp)
|
||||
PCIResReserve res_reserve, Error **errp)
|
||||
{
|
||||
if (mem_pref_32_reserve != (uint64_t)-1 &&
|
||||
mem_pref_64_reserve != (uint64_t)-1) {
|
||||
if (res_reserve.mem_pref_32 != (uint64_t)-1 &&
|
||||
res_reserve.mem_pref_64 != (uint64_t)-1) {
|
||||
error_setg(errp,
|
||||
"PCI resource reserve cap: PREF32 and PREF64 conflict");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
if (mem_non_pref_reserve != (uint64_t)-1 &&
|
||||
mem_non_pref_reserve >= (1ULL << 32)) {
|
||||
if (res_reserve.mem_non_pref != (uint64_t)-1 &&
|
||||
res_reserve.mem_non_pref >= (1ULL << 32)) {
|
||||
error_setg(errp,
|
||||
"PCI resource reserve cap: mem-reserve must be less than 4G");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
if (mem_pref_32_reserve != (uint64_t)-1 &&
|
||||
mem_pref_32_reserve >= (1ULL << 32)) {
|
||||
if (res_reserve.mem_pref_32 != (uint64_t)-1 &&
|
||||
res_reserve.mem_pref_32 >= (1ULL << 32)) {
|
||||
error_setg(errp,
|
||||
"PCI resource reserve cap: pref32-reserve must be less than 4G");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
if (bus_reserve == (uint32_t)-1 &&
|
||||
io_reserve == (uint64_t)-1 &&
|
||||
mem_non_pref_reserve == (uint64_t)-1 &&
|
||||
mem_pref_32_reserve == (uint64_t)-1 &&
|
||||
mem_pref_64_reserve == (uint64_t)-1) {
|
||||
if (res_reserve.bus == (uint32_t)-1 &&
|
||||
res_reserve.io == (uint64_t)-1 &&
|
||||
res_reserve.mem_non_pref == (uint64_t)-1 &&
|
||||
res_reserve.mem_pref_32 == (uint64_t)-1 &&
|
||||
res_reserve.mem_pref_64 == (uint64_t)-1) {
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -450,11 +446,11 @@ int pci_bridge_qemu_reserve_cap_init(PCIDevice *dev, int cap_offset,
|
|||
PCIBridgeQemuCap cap = {
|
||||
.len = cap_len,
|
||||
.type = REDHAT_PCI_CAP_RESOURCE_RESERVE,
|
||||
.bus_res = bus_reserve,
|
||||
.io = io_reserve,
|
||||
.mem = mem_non_pref_reserve,
|
||||
.mem_pref_32 = mem_pref_32_reserve,
|
||||
.mem_pref_64 = mem_pref_64_reserve
|
||||
.bus_res = res_reserve.bus,
|
||||
.io = res_reserve.io,
|
||||
.mem = res_reserve.mem_non_pref,
|
||||
.mem_pref_32 = res_reserve.mem_pref_32,
|
||||
.mem_pref_64 = res_reserve.mem_pref_64
|
||||
};
|
||||
|
||||
int offset = pci_add_capability(dev, PCI_CAP_ID_VNDR,
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue