motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-04 16:23:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/riscv: Add CTR sctrclr instruction.

Browse source 
CTR extension adds a new instruction sctrclr to quickly
clear the recorded entries buffer.

Signed-off-by: Rajnesh Kanwal <rkanwal@rivosinc.com>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Message-ID: <20250205-b4-ctr_upstream_v6-v6-5-439d8e06c8ef@rivosinc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Rajnesh Kanwal 2025-02-05 11:18:49 +00:00 • committed by Alistair Francis
parent 4ff7a27adc
commit 9e69e760fd
6 changed files with 50 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
target/riscv/cpu_helper.c
View file

@ -887,6 +887,13 @@ static void riscv_ctr_freeze(CPURISCVState *env, uint64_t freeze_mask,
}
}
void riscv_ctr_clear(CPURISCVState *env)
{
memset(env->ctr_src, 0x0, sizeof(env->ctr_src));
memset(env->ctr_dst, 0x0, sizeof(env->ctr_dst));
memset(env->ctr_data, 0x0, sizeof(env->ctr_data));
}
static uint64_t riscv_ctr_priv_to_mask(target_ulong priv, bool virt)
{
switch (priv) {