motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-08 02:03:56 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/misc/a9scu: Simplify setting MemoryRegionOps::impl fields

Browse source 
This model implementation is designed for 32-bit accesses.
We can simplify setting the MemoryRegionOps::impl min/max
fields to 32-bit (memory::access_with_adjusted_size() will
take care of the 8/16-bit accesses).

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200901144100.116742-4-f4bug@amsat.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Philippe Mathieu-Daudé 2020-09-01 16:40:59 +02:00 • committed by Peter Maydell
parent 7b56d1f4ae
commit 9d8e61918f
1 changed files with 5 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

16
hw/misc/a9scu.c
View file

@ -28,12 +28,6 @@ static uint64_t a9_scu_read(void *opaque, hwaddr offset,
return (((1 << s->num_cpu) - 1) << 4) | (s->num_cpu - 1); return (((1 << s->num_cpu) - 1) << 4) | (s->num_cpu - 1);
case 0x08: /* CPU Power Status */ case 0x08: /* CPU Power Status */
return s->status; return s->status;
case 0x09: /* CPU status. */
return s->status >> 8;
case 0x0a: /* CPU status. */
return s->status >> 16;
case 0x0b: /* CPU status. */
return s->status >> 24;
case 0x0c: /* Invalidate All Registers In Secure State */ case 0x0c: /* Invalidate All Registers In Secure State */
return 0; return 0;
case 0x40: /* Filtering Start Address Register */ case 0x40: /* Filtering Start Address Register */
@ -52,8 +46,6 @@ static void a9_scu_write(void *opaque, hwaddr offset,
uint64_t value, unsigned size) uint64_t value, unsigned size)
{ {
A9SCUState *s = (A9SCUState *)opaque; A9SCUState *s = (A9SCUState *)opaque;
uint32_t mask = MAKE_64BIT_MASK(0, size * 8);
uint32_t shift;
switch (offset) { switch (offset) {
case 0x00: /* Control */ case 0x00: /* Control */
@ -62,9 +54,7 @@ static void a9_scu_write(void *opaque, hwaddr offset,
case 0x4: /* Configuration: RO */ case 0x4: /* Configuration: RO */
break; break;
case 0x08: case 0x09: case 0x0A: case 0x0B: /* Power Control */ case 0x08: case 0x09: case 0x0A: case 0x0B: /* Power Control */
shift = (offset - 0x8) * 8; s->status = value;
s->status &= ~(mask << shift);
s->status |= ((value & mask) << shift);
break; break;
case 0x0c: /* Invalidate All Registers In Secure State */ case 0x0c: /* Invalidate All Registers In Secure State */
/* no-op as we do not implement caches */ /* no-op as we do not implement caches */
@ -84,6 +74,10 @@ static void a9_scu_write(void *opaque, hwaddr offset,
static const MemoryRegionOps a9_scu_ops = { static const MemoryRegionOps a9_scu_ops = {
.read = a9_scu_read, .read = a9_scu_read,
.write = a9_scu_write, .write = a9_scu_write,
.impl = {
.min_access_size = 4,
.max_access_size = 4,
},
.valid = { .valid = {
.min_access_size = 1, .min_access_size = 1,
.max_access_size = 4, .max_access_size = 4,