motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-17 15:12:07 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/arm: Clear SVE high bits for FMOV

Browse source 
Use write_fp_dreg and clear_vec_high to zero the bits
that need zeroing for these cases.

Cc: qemu-stable@nongnu.org
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20180502221552.3873-5-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2018-05-10 18:10:58 +01:00 • committed by Peter Maydell
parent 88808a022c
commit 9a9f1f5952
1 changed files with 5 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

17
target/arm/translate-a64.c
View file

@ -5681,31 +5681,24 @@ static void handle_fmov(DisasContext *s, int rd, int rn, int type, bool itof)
if (itof) { if (itof) {
TCGv_i64 tcg_rn = cpu_reg(s, rn); TCGv_i64 tcg_rn = cpu_reg(s, rn);
TCGv_i64 tmp;
switch (type) { switch (type) {
case 0: case 0:
{
/* 32 bit */ /* 32 bit */
TCGv_i64 tmp = tcg_temp_new_i64(); tmp = tcg_temp_new_i64();
tcg_gen_ext32u_i64(tmp, tcg_rn); tcg_gen_ext32u_i64(tmp, tcg_rn);
tcg_gen_st_i64(tmp, cpu_env, fp_reg_offset(s, rd, MO_64)); write_fp_dreg(s, rd, tmp);
tcg_gen_movi_i64(tmp, 0);
tcg_gen_st_i64(tmp, cpu_env, fp_reg_hi_offset(s, rd));
tcg_temp_free_i64(tmp); tcg_temp_free_i64(tmp);
break; break;
}
case 1: case 1:
{
/* 64 bit */ /* 64 bit */
TCGv_i64 tmp = tcg_const_i64(0); write_fp_dreg(s, rd, tcg_rn);
tcg_gen_st_i64(tcg_rn, cpu_env, fp_reg_offset(s, rd, MO_64));
tcg_gen_st_i64(tmp, cpu_env, fp_reg_hi_offset(s, rd));
tcg_temp_free_i64(tmp);
break; break;
}
case 2: case 2:
/* 64 bit to top half. */ /* 64 bit to top half. */
tcg_gen_st_i64(tcg_rn, cpu_env, fp_reg_hi_offset(s, rd)); tcg_gen_st_i64(tcg_rn, cpu_env, fp_reg_hi_offset(s, rd));
clear_vec_high(s, true, rd);
break; break;
} }
} else { } else {