motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 16:53:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

Get rid of _t suffix

Browse source 
Some not so obvious bits, slirp and Xen were left alone for the time
being.

Signed-off-by: malc <av1474@comtv.ru>
This commit is contained in:
malc 2009-10-01 22:20:47 +04:00
parent bc6291a1b9
commit 99a0949b72
316 changed files with 3325 additions and 3332 deletions
Download patch file Download diff file Expand all files Collapse all files

54
hw/pflash_cfi01.c
View file

@ -57,11 +57,11 @@ do { \
#define DPRINTF(fmt, ...) do { } while (0)
#endif
struct pflash_t {
struct pflash {
BlockDriverState *bs;
target_phys_addr_t base;
target_phys_addr_t sector_len;
target_phys_addr_t total_len;
a_target_phys_addr base;
a_target_phys_addr sector_len;
a_target_phys_addr total_len;
int width;
int wcycle; /* if 0, the flash is read normally */
int bypass;
@ -71,16 +71,16 @@ struct pflash_t {
uint16_t ident[4];
uint8_t cfi_len;
uint8_t cfi_table[0x52];
target_phys_addr_t counter;
a_target_phys_addr counter;
QEMUTimer *timer;
ram_addr_t off;
a_ram_addr off;
int fl_mem;
void *storage;
};
static void pflash_timer (void *opaque)
{
pflash_t *pfl = opaque;
a_pflash *pfl = opaque;
DPRINTF("%s: command %02x done\n", __func__, pfl->cmd);
/* Reset flash */
@ -95,10 +95,10 @@ static void pflash_timer (void *opaque)
pfl->cmd = 0;
}
static uint32_t pflash_read (pflash_t *pfl, target_phys_addr_t offset,
static uint32_t pflash_read (a_pflash *pfl, a_target_phys_addr offset,
int width)
{
target_phys_addr_t boff;
a_target_phys_addr boff;
uint32_t ret;
uint8_t *p;
@ -181,7 +181,7 @@ static uint32_t pflash_read (pflash_t *pfl, target_phys_addr_t offset,
}
/* update flash content on disk */
static void pflash_update(pflash_t *pfl, int offset,
static void pflash_update(a_pflash *pfl, int offset,
int size)
{
int offset_end;
@ -195,7 +195,7 @@ static void pflash_update(pflash_t *pfl, int offset,
}
}
static inline void pflash_data_write(pflash_t *pfl, target_phys_addr_t offset,
static inline void pflash_data_write(a_pflash *pfl, a_target_phys_addr offset,
uint32_t value, int width)
{
uint8_t *p = pfl->storage;
@ -236,10 +236,10 @@ static inline void pflash_data_write(pflash_t *pfl, target_phys_addr_t offset,
}
static void pflash_write(pflash_t *pfl, target_phys_addr_t offset,
static void pflash_write(a_pflash *pfl, a_target_phys_addr offset,
uint32_t value, int width)
{
target_phys_addr_t boff;
a_target_phys_addr boff;
uint8_t *p;
uint8_t cmd;
@ -413,43 +413,43 @@ static void pflash_write(pflash_t *pfl, target_phys_addr_t offset,
}
static uint32_t pflash_readb (void *opaque, target_phys_addr_t addr)
static uint32_t pflash_readb (void *opaque, a_target_phys_addr addr)
{
return pflash_read(opaque, addr, 1);
}
static uint32_t pflash_readw (void *opaque, target_phys_addr_t addr)
static uint32_t pflash_readw (void *opaque, a_target_phys_addr addr)
{
pflash_t *pfl = opaque;
a_pflash *pfl = opaque;
return pflash_read(pfl, addr, 2);
}
static uint32_t pflash_readl (void *opaque, target_phys_addr_t addr)
static uint32_t pflash_readl (void *opaque, a_target_phys_addr addr)
{
pflash_t *pfl = opaque;
a_pflash *pfl = opaque;
return pflash_read(pfl, addr, 4);
}
static void pflash_writeb (void *opaque, target_phys_addr_t addr,
static void pflash_writeb (void *opaque, a_target_phys_addr addr,
uint32_t value)
{
pflash_write(opaque, addr, value, 1);
}
static void pflash_writew (void *opaque, target_phys_addr_t addr,
static void pflash_writew (void *opaque, a_target_phys_addr addr,
uint32_t value)
{
pflash_t *pfl = opaque;
a_pflash *pfl = opaque;
pflash_write(pfl, addr, value, 2);
}
static void pflash_writel (void *opaque, target_phys_addr_t addr,
static void pflash_writel (void *opaque, a_target_phys_addr addr,
uint32_t value)
{
pflash_t *pfl = opaque;
a_pflash *pfl = opaque;
pflash_write(pfl, addr, value, 4);
}
@ -500,14 +500,14 @@ static int ctz32 (uint32_t n)
return ret;
}
pflash_t *pflash_cfi01_register(target_phys_addr_t base, ram_addr_t off,
a_pflash *pflash_cfi01_register(a_target_phys_addr base, a_ram_addr off,
BlockDriverState *bs, uint32_t sector_len,
int nb_blocs, int width,
uint16_t id0, uint16_t id1,
uint16_t id2, uint16_t id3)
{
pflash_t *pfl;
target_phys_addr_t total_len;
a_pflash *pfl;
a_target_phys_addr total_len;
int ret;
total_len = sector_len * nb_blocs;
@ -519,7 +519,7 @@ pflash_t *pflash_cfi01_register(target_phys_addr_t base, ram_addr_t off,
return NULL;
#endif
pfl = qemu_mallocz(sizeof(pflash_t));
pfl = qemu_mallocz(sizeof(a_pflash));
/* FIXME: Allocate ram ourselves. */
pfl->storage = qemu_get_ram_ptr(off);