motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-04 08:13:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

Get rid of _t suffix

Browse source 
Some not so obvious bits, slirp and Xen were left alone for the time
being.

Signed-off-by: malc <av1474@comtv.ru>
This commit is contained in:
malc 2009-10-01 22:20:47 +04:00
parent bc6291a1b9
commit 99a0949b72
316 changed files with 3325 additions and 3332 deletions
Download patch file Download diff file Expand all files Collapse all files

10
hw/msix.c
View file

@ -123,7 +123,7 @@ void msix_write_config(PCIDevice *dev, uint32_t addr,
qemu_set_irq(dev->irq[0], 0);
}
static uint32_t msix_mmio_readl(void *opaque, target_phys_addr_t addr)
static uint32_t msix_mmio_readl(void *opaque, a_target_phys_addr addr)
{
PCIDevice *dev = opaque;
unsigned int offset = addr & (dev->msix_page_size - 1);
@ -135,7 +135,7 @@ static uint32_t msix_mmio_readl(void *opaque, target_phys_addr_t addr)
return val;
}
static uint32_t msix_mmio_read_unallowed(void *opaque, target_phys_addr_t addr)
static uint32_t msix_mmio_read_unallowed(void *opaque, a_target_phys_addr addr)
{
fprintf(stderr, "MSI-X: only dword read is allowed!\n");
return 0;
@ -172,7 +172,7 @@ static int msix_is_masked(PCIDevice *dev, int vector)
return dev->msix_table_page[offset] & MSIX_VECTOR_MASK;
}
static void msix_mmio_writel(void *opaque, target_phys_addr_t addr,
static void msix_mmio_writel(void *opaque, a_target_phys_addr addr,
uint32_t val)
{
PCIDevice *dev = opaque;
@ -185,7 +185,7 @@ static void msix_mmio_writel(void *opaque, target_phys_addr_t addr,
}
}
static void msix_mmio_write_unallowed(void *opaque, target_phys_addr_t addr,
static void msix_mmio_write_unallowed(void *opaque, a_target_phys_addr addr,
uint32_t val)
{
fprintf(stderr, "MSI-X: only dword write is allowed!\n");
@ -221,7 +221,7 @@ void msix_mmio_map(PCIDevice *d, int region_num,
/* Initialize the MSI-X structures. Note: if MSI-X is supported, BAR size is
* modified, it should be retrieved with msix_bar_size. */
int msix_init(struct PCIDevice *dev, unsigned short nentries,
unsigned bar_nr, unsigned bar_size, target_phys_addr_t page_size)
unsigned bar_nr, unsigned bar_size, a_target_phys_addr page_size)
{
int ret;
/* Nothing to do if MSI is not supported by interrupt controller */