motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-09 10:34:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

tcg/tci: Split out tci_args_rrrc

Browse source 
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2021-01-29 13:14:11 -10:00
parent e85e4b8f95
commit 963e9fa2bd
1 changed files with 14 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

24
tcg/tci.c
View file

@ -180,6 +180,7 @@ static tcg_target_ulong tci_read_label(const uint8_t **tb_ptr)
* tci_args_<arguments> * tci_args_<arguments>
* where arguments is a sequence of * where arguments is a sequence of
* *
* c = condition (TCGCond)
* r = register * r = register
* s = signed ldst offset * s = signed ldst offset
*/ */
@ -207,6 +208,15 @@ static void tci_args_rrs(const uint8_t **tb_ptr,
*i2 = tci_read_s32(tb_ptr); *i2 = tci_read_s32(tb_ptr);
} }
static void tci_args_rrrc(const uint8_t **tb_ptr,
TCGReg *r0, TCGReg *r1, TCGReg *r2, TCGCond *c3)
{
*r0 = tci_read_r(tb_ptr);
*r1 = tci_read_r(tb_ptr);
*r2 = tci_read_r(tb_ptr);
*c3 = tci_read_b(tb_ptr);
}
static bool tci_compare32(uint32_t u0, uint32_t u1, TCGCond condition) static bool tci_compare32(uint32_t u0, uint32_t u1, TCGCond condition)
{ {
bool result = false; bool result = false;
@ -413,11 +423,8 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env,
tb_ptr = (uint8_t *)label; tb_ptr = (uint8_t *)label;
continue; continue;
case INDEX_op_setcond_i32: case INDEX_op_setcond_i32:
t0 = *tb_ptr++; tci_args_rrrc(&tb_ptr, &r0, &r1, &r2, &condition);
t1 = tci_read_rval(regs, &tb_ptr); regs[r0] = tci_compare32(regs[r1], regs[r2], condition);
t2 = tci_read_rval(regs, &tb_ptr);
condition = *tb_ptr++;
tci_write_reg(regs, t0, tci_compare32(t1, t2, condition));
break; break;
#if TCG_TARGET_REG_BITS == 32 #if TCG_TARGET_REG_BITS == 32
case INDEX_op_setcond2_i32: case INDEX_op_setcond2_i32:
@ -429,11 +436,8 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env,
break; break;
#elif TCG_TARGET_REG_BITS == 64 #elif TCG_TARGET_REG_BITS == 64
case INDEX_op_setcond_i64: case INDEX_op_setcond_i64:
t0 = *tb_ptr++; tci_args_rrrc(&tb_ptr, &r0, &r1, &r2, &condition);
t1 = tci_read_rval(regs, &tb_ptr); regs[r0] = tci_compare64(regs[r1], regs[r2], condition);
t2 = tci_read_rval(regs, &tb_ptr);
condition = *tb_ptr++;
tci_write_reg(regs, t0, tci_compare64(t1, t2, condition));
break; break;
#endif #endif
CASE_32_64(mov) CASE_32_64(mov)