motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-06 17:23:56 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/riscv: rename ext_icsr to ext_zicsr

Browse source 
Add a leading 'z' to improve grepping. When one wants to search for uses
of zicsr they're more likely to do 'grep -i zicsr' than 'grep -i icsr'.

Suggested-by: Andrew Jones <ajones@ventanamicro.com>
Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Message-ID: <20231012164604.398496-3-dbarboza@ventanamicro.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Daniel Henrique Barboza 2023-10-12 13:46:02 -03:00 • committed by Alistair Francis
parent 12b12a14c7
commit 960b389b7d
6 changed files with 22 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

2
hw/riscv/boot.c
View file

@ -414,7 +414,7 @@ void riscv_setup_rom_reset_vec(MachineState *machine, RISCVHartArrayState *harts
reset_vec[4] = 0x0182b283; /* ld t0, 24(t0) */ reset_vec[4] = 0x0182b283; /* ld t0, 24(t0) */
} }
if (!harts->harts[0].cfg.ext_icsr) { if (!harts->harts[0].cfg.ext_zicsr) {
/* /*
* The Zicsr extension has been disabled, so let's ensure we don't * The Zicsr extension has been disabled, so let's ensure we don't
* run the CSR instruction. Let's fill the address with a non * run the CSR instruction. Let's fill the address with a non

22
target/riscv/cpu.c
View file

@ -79,7 +79,7 @@ const RISCVIsaExtData isa_edata_arr[] = {
ISA_EXT_DATA_ENTRY(zicbom, PRIV_VERSION_1_12_0, ext_icbom), ISA_EXT_DATA_ENTRY(zicbom, PRIV_VERSION_1_12_0, ext_icbom),
ISA_EXT_DATA_ENTRY(zicboz, PRIV_VERSION_1_12_0, ext_icboz), ISA_EXT_DATA_ENTRY(zicboz, PRIV_VERSION_1_12_0, ext_icboz),
ISA_EXT_DATA_ENTRY(zicond, PRIV_VERSION_1_12_0, ext_zicond), ISA_EXT_DATA_ENTRY(zicond, PRIV_VERSION_1_12_0, ext_zicond),
ISA_EXT_DATA_ENTRY(zicsr, PRIV_VERSION_1_10_0, ext_icsr), ISA_EXT_DATA_ENTRY(zicsr, PRIV_VERSION_1_10_0, ext_zicsr),
ISA_EXT_DATA_ENTRY(zifencei, PRIV_VERSION_1_10_0, ext_zifencei), ISA_EXT_DATA_ENTRY(zifencei, PRIV_VERSION_1_10_0, ext_zifencei),
ISA_EXT_DATA_ENTRY(zihintntl, PRIV_VERSION_1_10_0, ext_zihintntl), ISA_EXT_DATA_ENTRY(zihintntl, PRIV_VERSION_1_10_0, ext_zihintntl),
ISA_EXT_DATA_ENTRY(zihintpause, PRIV_VERSION_1_10_0, ext_zihintpause), ISA_EXT_DATA_ENTRY(zihintpause, PRIV_VERSION_1_10_0, ext_zihintpause),
@ -383,7 +383,7 @@ static void riscv_any_cpu_init(Object *obj)
/* inherited from parent obj via riscv_cpu_init() */ /* inherited from parent obj via riscv_cpu_init() */
cpu->cfg.ext_zifencei = true; cpu->cfg.ext_zifencei = true;
cpu->cfg.ext_icsr = true; cpu->cfg.ext_zicsr = true;
cpu->cfg.mmu = true; cpu->cfg.mmu = true;
cpu->cfg.pmp = true; cpu->cfg.pmp = true;
} }
@ -431,7 +431,7 @@ static void rv64_sifive_u_cpu_init(Object *obj)
/* inherited from parent obj via riscv_cpu_init() */ /* inherited from parent obj via riscv_cpu_init() */
cpu->cfg.ext_zifencei = true; cpu->cfg.ext_zifencei = true;
cpu->cfg.ext_icsr = true; cpu->cfg.ext_zicsr = true;
cpu->cfg.mmu = true; cpu->cfg.mmu = true;
cpu->cfg.pmp = true; cpu->cfg.pmp = true;
} }
@ -449,7 +449,7 @@ static void rv64_sifive_e_cpu_init(Object *obj)
/* inherited from parent obj via riscv_cpu_init() */ /* inherited from parent obj via riscv_cpu_init() */
cpu->cfg.ext_zifencei = true; cpu->cfg.ext_zifencei = true;
cpu->cfg.ext_icsr = true; cpu->cfg.ext_zicsr = true;
cpu->cfg.pmp = true; cpu->cfg.pmp = true;
} }
@ -495,7 +495,7 @@ static void rv64_veyron_v1_cpu_init(Object *obj)
/* Enable ISA extensions */ /* Enable ISA extensions */
cpu->cfg.mmu = true; cpu->cfg.mmu = true;
cpu->cfg.ext_zifencei = true; cpu->cfg.ext_zifencei = true;
cpu->cfg.ext_icsr = true; cpu->cfg.ext_zicsr = true;
cpu->cfg.pmp = true; cpu->cfg.pmp = true;
cpu->cfg.ext_icbom = true; cpu->cfg.ext_icbom = true;
cpu->cfg.cbom_blocksize = 64; cpu->cfg.cbom_blocksize = 64;
@ -567,7 +567,7 @@ static void rv32_sifive_u_cpu_init(Object *obj)
/* inherited from parent obj via riscv_cpu_init() */ /* inherited from parent obj via riscv_cpu_init() */
cpu->cfg.ext_zifencei = true; cpu->cfg.ext_zifencei = true;
cpu->cfg.ext_icsr = true; cpu->cfg.ext_zicsr = true;
cpu->cfg.mmu = true; cpu->cfg.mmu = true;
cpu->cfg.pmp = true; cpu->cfg.pmp = true;
} }
@ -585,7 +585,7 @@ static void rv32_sifive_e_cpu_init(Object *obj)
/* inherited from parent obj via riscv_cpu_init() */ /* inherited from parent obj via riscv_cpu_init() */
cpu->cfg.ext_zifencei = true; cpu->cfg.ext_zifencei = true;
cpu->cfg.ext_icsr = true; cpu->cfg.ext_zicsr = true;
cpu->cfg.pmp = true; cpu->cfg.pmp = true;
} }
@ -603,7 +603,7 @@ static void rv32_ibex_cpu_init(Object *obj)
/* inherited from parent obj via riscv_cpu_init() */ /* inherited from parent obj via riscv_cpu_init() */
cpu->cfg.ext_zifencei = true; cpu->cfg.ext_zifencei = true;
cpu->cfg.ext_icsr = true; cpu->cfg.ext_zicsr = true;
cpu->cfg.pmp = true; cpu->cfg.pmp = true;
} }
@ -620,7 +620,7 @@ static void rv32_imafcu_nommu_cpu_init(Object *obj)
/* inherited from parent obj via riscv_cpu_init() */ /* inherited from parent obj via riscv_cpu_init() */
cpu->cfg.ext_zifencei = true; cpu->cfg.ext_zifencei = true;
cpu->cfg.ext_icsr = true; cpu->cfg.ext_zicsr = true;
cpu->cfg.pmp = true; cpu->cfg.pmp = true;
} }
#endif #endif
@ -1243,7 +1243,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = {
/* Defaults for standard extensions */ /* Defaults for standard extensions */
MULTI_EXT_CFG_BOOL("sscofpmf", ext_sscofpmf, false), MULTI_EXT_CFG_BOOL("sscofpmf", ext_sscofpmf, false),
MULTI_EXT_CFG_BOOL("zifencei", ext_zifencei, true), MULTI_EXT_CFG_BOOL("zifencei", ext_zifencei, true),
MULTI_EXT_CFG_BOOL("zicsr", ext_icsr, true), MULTI_EXT_CFG_BOOL("zicsr", ext_zicsr, true),
MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true), MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true),
MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true), MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true),
MULTI_EXT_CFG_BOOL("zawrs", ext_zawrs, true), MULTI_EXT_CFG_BOOL("zawrs", ext_zawrs, true),
@ -1348,7 +1348,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_experimental_exts[] = {
/* Deprecated entries marked for future removal */ /* Deprecated entries marked for future removal */
const RISCVCPUMultiExtConfig riscv_cpu_deprecated_exts[] = { const RISCVCPUMultiExtConfig riscv_cpu_deprecated_exts[] = {
MULTI_EXT_CFG_BOOL("Zifencei", ext_zifencei, true), MULTI_EXT_CFG_BOOL("Zifencei", ext_zifencei, true),
MULTI_EXT_CFG_BOOL("Zicsr", ext_icsr, true), MULTI_EXT_CFG_BOOL("Zicsr", ext_zicsr, true),
MULTI_EXT_CFG_BOOL("Zihintntl", ext_zihintntl, true), MULTI_EXT_CFG_BOOL("Zihintntl", ext_zihintntl, true),
MULTI_EXT_CFG_BOOL("Zihintpause", ext_zihintpause, true), MULTI_EXT_CFG_BOOL("Zihintpause", ext_zihintpause, true),
MULTI_EXT_CFG_BOOL("Zawrs", ext_zawrs, true), MULTI_EXT_CFG_BOOL("Zawrs", ext_zawrs, true),

2
target/riscv/cpu_cfg.h
View file

@ -62,7 +62,7 @@ struct RISCVCPUConfig {
bool ext_zksh; bool ext_zksh;
bool ext_zkt; bool ext_zkt;
bool ext_zifencei; bool ext_zifencei;
bool ext_icsr; bool ext_zicsr;
bool ext_icbom; bool ext_icbom;
bool ext_icboz; bool ext_icboz;
bool ext_zicond; bool ext_zicond;

2
target/riscv/csr.c
View file

@ -3858,7 +3858,7 @@ static inline RISCVException riscv_csrrw_check(CPURISCVState *env,
int csr_min_priv = csr_ops[csrno].min_priv_ver; int csr_min_priv = csr_ops[csrno].min_priv_ver;
/* ensure the CSR extension is enabled */ /* ensure the CSR extension is enabled */
if (!riscv_cpu_cfg(env)->ext_icsr) { if (!riscv_cpu_cfg(env)->ext_zicsr) {
return RISCV_EXCP_ILLEGAL_INST; return RISCV_EXCP_ILLEGAL_INST;
} }

2
target/riscv/gdbstub.c
View file

@ -342,7 +342,7 @@ void riscv_cpu_register_gdb_regs_for_features(CPUState *cs)
g_assert_not_reached(); g_assert_not_reached();
} }
if (cpu->cfg.ext_icsr) { if (cpu->cfg.ext_zicsr) {
int base_reg = cs->gdb_num_regs; int base_reg = cs->gdb_num_regs;
gdb_register_coprocessor(cs, riscv_gdb_get_csr, riscv_gdb_set_csr, gdb_register_coprocessor(cs, riscv_gdb_get_csr, riscv_gdb_set_csr,
riscv_gen_dynamic_csr_xml(cs, base_reg), riscv_gen_dynamic_csr_xml(cs, base_reg),

14
target/riscv/tcg/tcg-cpu.c
View file

@ -278,10 +278,10 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)
!(riscv_has_ext(env, RVI) && riscv_has_ext(env, RVM) && !(riscv_has_ext(env, RVI) && riscv_has_ext(env, RVM) &&
riscv_has_ext(env, RVA) && riscv_has_ext(env, RVF) && riscv_has_ext(env, RVA) && riscv_has_ext(env, RVF) &&
riscv_has_ext(env, RVD) && riscv_has_ext(env, RVD) &&
cpu->cfg.ext_icsr && cpu->cfg.ext_zifencei)) { cpu->cfg.ext_zicsr && cpu->cfg.ext_zifencei)) {
if (cpu_cfg_ext_is_user_set(CPU_CFG_OFFSET(ext_icsr)) && if (cpu_cfg_ext_is_user_set(CPU_CFG_OFFSET(ext_zicsr)) &&
!cpu->cfg.ext_icsr) { !cpu->cfg.ext_zicsr) {
error_setg(errp, "RVG requires Zicsr but user set Zicsr to false"); error_setg(errp, "RVG requires Zicsr but user set Zicsr to false");
return; return;
} }
@ -293,7 +293,7 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)
return; return;
} }
cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_icsr), true); cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zicsr), true);
cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zifencei), true); cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zifencei), true);
env->misa_ext |= RVI | RVM | RVA | RVF | RVD; env->misa_ext |= RVI | RVM | RVA | RVF | RVD;
@ -329,7 +329,7 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)
return; return;
} }
if (riscv_has_ext(env, RVF) && !cpu->cfg.ext_icsr) { if (riscv_has_ext(env, RVF) && !cpu->cfg.ext_zicsr) {
error_setg(errp, "F extension requires Zicsr"); error_setg(errp, "F extension requires Zicsr");
return; return;
} }
@ -434,7 +434,7 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)
} }
if (cpu->cfg.ext_zfinx) { if (cpu->cfg.ext_zfinx) {
if (!cpu->cfg.ext_icsr) { if (!cpu->cfg.ext_zicsr) {
error_setg(errp, "Zfinx extension requires Zicsr"); error_setg(errp, "Zfinx extension requires Zicsr");
return; return;
} }
@ -494,7 +494,7 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)
return; return;
} }
if (cpu->cfg.ext_zcmt && !cpu->cfg.ext_icsr) { if (cpu->cfg.ext_zcmt && !cpu->cfg.ext_zicsr) {
error_setg(errp, "Zcmt extension requires Zicsr extension"); error_setg(errp, "Zcmt extension requires Zicsr extension");
return; return;
} }