motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-09-03 15:32:26 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/riscv: Add few cache related PMU events

Browse source 
Qemu can monitor the following cache related PMU events through
tlb_fill functions.

1. DTLB load/store miss
3. ITLB prefetch miss

Increment the PMU counter in tlb_fill function.

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Tested-by: Heiko Stuebner <heiko@sntech.de>
Signed-off-by: Atish Patra <atish.patra@wdc.com>
Signed-off-by: Atish Patra <atishp@rivosinc.com>
Message-Id: <20220824221701.41932-4-atishp@rivosinc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Atish Patra 2022-08-24 15:16:59 -07:00 • committed by Alistair Francis
parent ade445ef85
commit 892320facd
1 changed files with 25 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

25
target/riscv/cpu_helper.c
View file

@ -21,11 +21,13 @@
#include "qemu/log.h" #include "qemu/log.h"
#include "qemu/main-loop.h" #include "qemu/main-loop.h"
#include "cpu.h" #include "cpu.h"
#include "pmu.h"
#include "exec/exec-all.h" #include "exec/exec-all.h"
#include "instmap.h" #include "instmap.h"
#include "tcg/tcg-op.h" #include "tcg/tcg-op.h"
#include "trace.h" #include "trace.h"
#include "semihosting/common-semi.h" #include "semihosting/common-semi.h"
#include "cpu_bits.h"
int riscv_cpu_mmu_index(CPURISCVState *env, bool ifetch) int riscv_cpu_mmu_index(CPURISCVState *env, bool ifetch)
{ {
@ -1189,6 +1191,28 @@ void riscv_cpu_do_unaligned_access(CPUState *cs, vaddr addr,
cpu_loop_exit_restore(cs, retaddr); cpu_loop_exit_restore(cs, retaddr);
} }
static void pmu_tlb_fill_incr_ctr(RISCVCPU *cpu, MMUAccessType access_type)
{
enum riscv_pmu_event_idx pmu_event_type;
switch (access_type) {
case MMU_INST_FETCH:
pmu_event_type = RISCV_PMU_EVENT_CACHE_ITLB_PREFETCH_MISS;
break;
case MMU_DATA_LOAD:
pmu_event_type = RISCV_PMU_EVENT_CACHE_DTLB_READ_MISS;
break;
case MMU_DATA_STORE:
pmu_event_type = RISCV_PMU_EVENT_CACHE_DTLB_WRITE_MISS;
break;
default:
return;
}
riscv_pmu_incr_ctr(cpu, pmu_event_type);
}
bool riscv_cpu_tlb_fill(CPUState *cs, vaddr address, int size, bool riscv_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
MMUAccessType access_type, int mmu_idx, MMUAccessType access_type, int mmu_idx,
bool probe, uintptr_t retaddr) bool probe, uintptr_t retaddr)
@ -1287,6 +1311,7 @@ bool riscv_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
} }
} }
} else { } else {
pmu_tlb_fill_incr_ctr(cpu, access_type);
/* Single stage lookup */ /* Single stage lookup */
ret = get_physical_address(env, &pa, &prot, address, NULL, ret = get_physical_address(env, &pa, &prot, address, NULL,
access_type, mmu_idx, true, false, false); access_type, mmu_idx, true, false, false);