motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-31 05:51:53 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/i386/q35: Simplify pc_q35_init() since PCI is always enabled

Browse source 
We can not create the Q35 machine without PCI, so simplify
pc_q35_init() removing pointless checks.

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20240213041952.58840-1-philmd@linaro.org>
This commit is contained in:
Philippe Mathieu-Daudé 2024-02-13 05:14:33 +01:00
parent 1a8081d9bd
commit 88ad980c0f
1 changed files with 10 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

32
hw/i386/pc_q35.c
View file

@ -130,8 +130,7 @@ static void pc_q35_init(MachineState *machine)
ISADevice *rtc_state; ISADevice *rtc_state;
MemoryRegion *system_memory = get_system_memory(); MemoryRegion *system_memory = get_system_memory();
MemoryRegion *system_io = get_system_io(); MemoryRegion *system_io = get_system_io();
MemoryRegion *pci_memory; MemoryRegion *pci_memory = g_new(MemoryRegion, 1);
MemoryRegion *rom_memory;
GSIState *gsi_state; GSIState *gsi_state;
ISABus *isa_bus; ISABus *isa_bus;
int i; int i;
@ -143,6 +142,8 @@ static void pc_q35_init(MachineState *machine)
bool keep_pci_slot_hpc; bool keep_pci_slot_hpc;
uint64_t pci_hole64_size = 0; uint64_t pci_hole64_size = 0;
assert(pcmc->pci_enabled);
/* Check whether RAM fits below 4G (leaving 1/2 GByte for IO memory /* Check whether RAM fits below 4G (leaving 1/2 GByte for IO memory
* and 256 Mbytes for PCI Express Enhanced Configuration Access Mapping * and 256 Mbytes for PCI Express Enhanced Configuration Access Mapping
* also known as MMCFG). * also known as MMCFG).
@ -189,16 +190,6 @@ static void pc_q35_init(MachineState *machine)
kvmclock_create(pcmc->kvmclock_create_always); kvmclock_create(pcmc->kvmclock_create_always);
} }
/* pci enabled */
if (pcmc->pci_enabled) {
pci_memory = g_new(MemoryRegion, 1);
memory_region_init(pci_memory, NULL, "pci", UINT64_MAX);
rom_memory = pci_memory;
} else {
pci_memory = NULL;
rom_memory = system_memory;
}
pc_guest_info_init(pcms); pc_guest_info_init(pcms);
if (pcmc->smbios_defaults) { if (pcmc->smbios_defaults) {
@ -212,14 +203,13 @@ static void pc_q35_init(MachineState *machine)
/* create pci host bus */ /* create pci host bus */
phb = OBJECT(qdev_new(TYPE_Q35_HOST_DEVICE)); phb = OBJECT(qdev_new(TYPE_Q35_HOST_DEVICE));
if (pcmc->pci_enabled) { pci_hole64_size = object_property_get_uint(phb,
pci_hole64_size = object_property_get_uint(phb, PCI_HOST_PROP_PCI_HOLE64_SIZE,
PCI_HOST_PROP_PCI_HOLE64_SIZE, &error_abort);
&error_abort);
}
/* allocate ram and load rom/bios */ /* allocate ram and load rom/bios */
pc_memory_init(pcms, system_memory, rom_memory, pci_hole64_size); memory_region_init(pci_memory, NULL, "pci", UINT64_MAX);
pc_memory_init(pcms, system_memory, pci_memory, pci_hole64_size);
object_property_add_child(OBJECT(machine), "q35", phb); object_property_add_child(OBJECT(machine), "q35", phb);
object_property_set_link(phb, PCI_HOST_PROP_RAM_MEM, object_property_set_link(phb, PCI_HOST_PROP_RAM_MEM,
@ -243,7 +233,7 @@ static void pc_q35_init(MachineState *machine)
pcms->bus = host_bus; pcms->bus = host_bus;
/* irq lines */ /* irq lines */
gsi_state = pc_gsi_create(&x86ms->gsi, pcmc->pci_enabled); gsi_state = pc_gsi_create(&x86ms->gsi, true);
/* create ISA bus */ /* create ISA bus */
lpc = pci_new_multifunction(PCI_DEVFN(ICH9_LPC_DEV, ICH9_LPC_FUNC), lpc = pci_new_multifunction(PCI_DEVFN(ICH9_LPC_DEV, ICH9_LPC_FUNC),
@ -286,9 +276,7 @@ static void pc_q35_init(MachineState *machine)
pc_i8259_create(isa_bus, gsi_state->i8259_irq); pc_i8259_create(isa_bus, gsi_state->i8259_irq);
} }
if (pcmc->pci_enabled) { ioapic_init_gsi(gsi_state, "q35");
ioapic_init_gsi(gsi_state, "q35");
}
if (tcg_enabled()) { if (tcg_enabled()) {
x86_register_ferr_irq(x86ms->gsi[13]); x86_register_ferr_irq(x86ms->gsi[13]);