motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-03 07:43:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/hppa: Mask reserved PSW bits in expand_sm_imm

Browse source 
The system mask is a restricted subset of the psw, with only
a couple of reserved bits.  It is better to handle this up
front in the translator than require helper_swap_system_mask
to use cpu_hppa_get_psw and cpu_hppa_put_psw.

Signed-off-by: Helge Deller <deller@gmx.de>
[rth: Handle this in expand_sm_imm not helper_swap_system_mask.]
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Helge Deller 2023-11-07 22:32:36 +01:00 • committed by Richard Henderson
parent 69680740ea
commit 881d1073d0
1 changed files with 8 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

13
target/hppa/translate.c
View file

@ -77,11 +77,14 @@ typedef struct DisasContext {
/* Note that ssm/rsm instructions number PSW_W and PSW_E differently. */ /* Note that ssm/rsm instructions number PSW_W and PSW_E differently. */
static int expand_sm_imm(DisasContext *ctx, int val) static int expand_sm_imm(DisasContext *ctx, int val)
{ {
if (val & PSW_SM_E) { /* Keep unimplemented bits disabled -- see cpu_hppa_put_psw. */
val = (val & ~PSW_SM_E) | PSW_E; if (ctx->is_pa20) {
} if (val & PSW_SM_W) {
if (val & PSW_SM_W) { val |= PSW_W;
val = (val & ~PSW_SM_W) | PSW_W; }
val &= ~(PSW_SM_W | PSW_SM_E | PSW_G);
} else {
val &= ~(PSW_SM_W | PSW_SM_E | PSW_O);
} }
return val; return val;
} }