motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 00:33:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/arm/fsl-imx8mp: Implement clock tree

Browse source 
Fixes quite a few stack traces during the Linux boot process. Also provides the
clocks for devices added later, e.g. enet1.

Signed-off-by: Bernhard Beschow <shentey@gmail.com>
Message-id: 20250223114708.1780-6-shentey@gmail.com
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Bernhard Beschow 2025-02-23 12:46:55 +01:00 • committed by Peter Maydell
parent a4eefc69b2
commit 86c2dff955
11 changed files with 483 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

81
include/hw/misc/imx8mp_analog.h Normal file
View file

@ -0,0 +1,81 @@
/*
* Copyright (c) 2025 Bernhard Beschow <shentey@gmail.com>
*
* i.MX8MP ANALOG IP block emulation code
*
* SPDX-License-Identifier: GPL-2.0-or-later
*/
#ifndef IMX8MP_ANALOG_H
#define IMX8MP_ANALOG_H
#include "qom/object.h"
#include "hw/sysbus.h"
enum IMX8MPAnalogRegisters {
ANALOG_AUDIO_PLL1_GEN_CTRL = 0x000 / 4,
ANALOG_AUDIO_PLL1_FDIV_CTL0 = 0x004 / 4,
ANALOG_AUDIO_PLL1_FDIV_CTL1 = 0x008 / 4,
ANALOG_AUDIO_PLL1_SSCG_CTRL = 0x00c / 4,
ANALOG_AUDIO_PLL1_MNIT_CTRL = 0x010 / 4,
ANALOG_AUDIO_PLL2_GEN_CTRL = 0x014 / 4,
ANALOG_AUDIO_PLL2_FDIV_CTL0 = 0x018 / 4,
ANALOG_AUDIO_PLL2_FDIV_CTL1 = 0x01c / 4,
ANALOG_AUDIO_PLL2_SSCG_CTRL = 0x020 / 4,
ANALOG_AUDIO_PLL2_MNIT_CTRL = 0x024 / 4,
ANALOG_VIDEO_PLL1_GEN_CTRL = 0x028 / 4,
ANALOG_VIDEO_PLL1_FDIV_CTL0 = 0x02c / 4,
ANALOG_VIDEO_PLL1_FDIV_CTL1 = 0x030 / 4,
ANALOG_VIDEO_PLL1_SSCG_CTRL = 0x034 / 4,
ANALOG_VIDEO_PLL1_MNIT_CTRL = 0x038 / 4,
ANALOG_DRAM_PLL_GEN_CTRL = 0x050 / 4,
ANALOG_DRAM_PLL_FDIV_CTL0 = 0x054 / 4,
ANALOG_DRAM_PLL_FDIV_CTL1 = 0x058 / 4,
ANALOG_DRAM_PLL_SSCG_CTRL = 0x05c / 4,
ANALOG_DRAM_PLL_MNIT_CTRL = 0x060 / 4,
ANALOG_GPU_PLL_GEN_CTRL = 0x064 / 4,
ANALOG_GPU_PLL_FDIV_CTL0 = 0x068 / 4,
ANALOG_GPU_PLL_LOCKD_CTRL = 0x06c / 4,
ANALOG_GPU_PLL_MNIT_CTRL = 0x070 / 4,
ANALOG_VPU_PLL_GEN_CTRL = 0x074 / 4,
ANALOG_VPU_PLL_FDIV_CTL0 = 0x078 / 4,
ANALOG_VPU_PLL_LOCKD_CTRL = 0x07c / 4,
ANALOG_VPU_PLL_MNIT_CTRL = 0x080 / 4,
ANALOG_ARM_PLL_GEN_CTRL = 0x084 / 4,
ANALOG_ARM_PLL_FDIV_CTL0 = 0x088 / 4,
ANALOG_ARM_PLL_LOCKD_CTRL = 0x08c / 4,
ANALOG_ARM_PLL_MNIT_CTRL = 0x090 / 4,
ANALOG_SYS_PLL1_GEN_CTRL = 0x094 / 4,
ANALOG_SYS_PLL1_FDIV_CTL0 = 0x098 / 4,
ANALOG_SYS_PLL1_LOCKD_CTRL = 0x09c / 4,
ANALOG_SYS_PLL1_MNIT_CTRL = 0x100 / 4,
ANALOG_SYS_PLL2_GEN_CTRL = 0x104 / 4,
ANALOG_SYS_PLL2_FDIV_CTL0 = 0x108 / 4,
ANALOG_SYS_PLL2_LOCKD_CTRL = 0x10c / 4,
ANALOG_SYS_PLL2_MNIT_CTRL = 0x110 / 4,
ANALOG_SYS_PLL3_GEN_CTRL = 0x114 / 4,
ANALOG_SYS_PLL3_FDIV_CTL0 = 0x118 / 4,
ANALOG_SYS_PLL3_LOCKD_CTRL = 0x11c / 4,
ANALOG_SYS_PLL3_MNIT_CTRL = 0x120 / 4,
ANALOG_OSC_MISC_CFG = 0x124 / 4,
ANALOG_ANAMIX_PLL_MNIT_CTL = 0x128 / 4,
ANALOG_DIGPROG = 0x800 / 4,
ANALOG_MAX,
};
#define TYPE_IMX8MP_ANALOG "imx8mp.analog"
OBJECT_DECLARE_SIMPLE_TYPE(IMX8MPAnalogState, IMX8MP_ANALOG)
struct IMX8MPAnalogState {
SysBusDevice parent_obj;
struct {
MemoryRegion container;
MemoryRegion analog;
} mmio;
uint32_t analog[ANALOG_MAX];
};
#endif /* IMX8MP_ANALOG_H */

30
include/hw/misc/imx8mp_ccm.h Normal file
View file

@ -0,0 +1,30 @@
/*
* Copyright (c) 2025 Bernhard Beschow <shentey@gmail.com>
*
* i.MX 8M Plus CCM IP block emulation code
*
* SPDX-License-Identifier: GPL-2.0-or-later
*/
#ifndef IMX8MP_CCM_H
#define IMX8MP_CCM_H
#include "hw/misc/imx_ccm.h"
#include "qom/object.h"
enum IMX8MPCCMRegisters {
CCM_MAX = 0xc6fc / sizeof(uint32_t) + 1,
};
#define TYPE_IMX8MP_CCM "imx8mp.ccm"
OBJECT_DECLARE_SIMPLE_TYPE(IMX8MPCCMState, IMX8MP_CCM)
struct IMX8MPCCMState {
IMXCCMState parent_obj;
MemoryRegion iomem;
uint32_t ccm[CCM_MAX];
};
#endif /* IMX8MP_CCM_H */