mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-07 17:53:56 -06:00
target-arm: Convert cp15 crn=0 crm={1,2} feature registers
Convert the cp15 crn=0 crm={1,2} features registers to the new cp reg framework. Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
2771db2741
commit
8515a09294
3 changed files with 54 additions and 24 deletions
|
@ -111,8 +111,6 @@ typedef struct CPUARMState {
|
|||
uint32_t c0_ccsid[16]; /* Cache size. */
|
||||
uint32_t c0_clid; /* Cache level. */
|
||||
uint32_t c0_cssel; /* Cache size selection. */
|
||||
uint32_t c0_c1[8]; /* Feature registers. */
|
||||
uint32_t c0_c2[8]; /* Instruction set registers. */
|
||||
uint32_t c1_sys; /* System control register. */
|
||||
uint32_t c1_coproc; /* Coprocessor access register. */
|
||||
uint32_t c1_xscaleauxcr; /* XScale auxiliary control register. */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue