mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 08:13:54 -06:00
char: rename some frontend functions
qemu_chr_accept_input() and qemu_chr_disconnect() are only used by frontend, so use qemu_chr_fe prefix. Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com> Message-Id: <20161022095318.17775-14-marcandre.lureau@redhat.com> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
parent
32a6ebecd2
commit
7fa47e2a80
18 changed files with 27 additions and 27 deletions
|
@ -80,7 +80,7 @@ static uint64_t bcm2835_aux_read(void *opaque, hwaddr offset, unsigned size)
|
|||
}
|
||||
}
|
||||
if (s->chr.chr) {
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
bcm2835_aux_update(s);
|
||||
return c;
|
||||
|
|
|
@ -143,7 +143,7 @@ static void uart_rx_reset(CadenceUARTState *s)
|
|||
s->rx_wpos = 0;
|
||||
s->rx_count = 0;
|
||||
if (s->chr.chr) {
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
}
|
||||
|
||||
|
@ -369,7 +369,7 @@ static void uart_read_rx_fifo(CadenceUARTState *s, uint32_t *c)
|
|||
s->rx_count--;
|
||||
|
||||
if (s->chr.chr) {
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
} else {
|
||||
*c = 0;
|
||||
|
|
|
@ -600,7 +600,7 @@ static uint64_t escc_mem_read(void *opaque, hwaddr addr,
|
|||
ret = s->rx;
|
||||
trace_escc_mem_readb_data(CHN_C(s), ret);
|
||||
if (s->chr.chr) {
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
return ret;
|
||||
default:
|
||||
|
|
|
@ -122,7 +122,7 @@ static uint64_t imx_serial_read(void *opaque, hwaddr offset,
|
|||
s->uts1 |= UTS1_RXEMPTY;
|
||||
imx_update(s);
|
||||
if (s->chr.chr) {
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
}
|
||||
return c;
|
||||
|
@ -216,7 +216,7 @@ static void imx_serial_write(void *opaque, hwaddr offset,
|
|||
if (value & UCR2_RXEN) {
|
||||
if (!(s->ucr2 & UCR2_RXEN)) {
|
||||
if (s->chr.chr) {
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
|
|
@ -289,7 +289,7 @@ static uint16_t io_read(IPackDevice *ip, uint8_t addr)
|
|||
ch->sr &= ~SR_RXRDY;
|
||||
blk->isr &= ~ISR_RXRDY(channel);
|
||||
if (ch->dev.chr) {
|
||||
qemu_chr_accept_input(ch->dev.chr);
|
||||
qemu_chr_fe_accept_input(ch->dev.chr);
|
||||
}
|
||||
} else {
|
||||
ch->rhr_idx = (ch->rhr_idx + 1) % RX_FIFO_SIZE;
|
||||
|
|
|
@ -142,7 +142,7 @@ static uint64_t uart_read(void *opaque, hwaddr addr,
|
|||
r = s->regs[R_RXTX];
|
||||
s->regs[R_LSR] &= ~LSR_DR;
|
||||
uart_update_irq(s);
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
break;
|
||||
case R_IIR:
|
||||
case R_LSR:
|
||||
|
|
|
@ -93,7 +93,7 @@ uint64_t mcf_uart_read(void *opaque, hwaddr addr,
|
|||
if (s->fifo_len == 0)
|
||||
s->sr &= ~MCF_UART_RxRDY;
|
||||
mcf_uart_update(s);
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
return val;
|
||||
}
|
||||
case 0x10:
|
||||
|
|
|
@ -138,7 +138,7 @@ static void uart_write(void *opaque, hwaddr addr, uint64_t value,
|
|||
case R_STAT:
|
||||
/* write one to clear bits */
|
||||
s->regs[addr] &= ~(value & (STAT_RX_EVT | STAT_TX_EVT));
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
break;
|
||||
|
||||
default:
|
||||
|
|
|
@ -88,7 +88,7 @@ static uint64_t pl011_read(void *opaque, hwaddr offset,
|
|||
s->rsr = c >> 8;
|
||||
pl011_update(s);
|
||||
if (s->chr.chr) {
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
r = c;
|
||||
break;
|
||||
|
|
|
@ -490,7 +490,7 @@ static uint64_t serial_ioport_read(void *opaque, hwaddr addr, unsigned size)
|
|||
serial_update_irq(s);
|
||||
if (!(s->mcr & UART_MCR_LOOP)) {
|
||||
/* in loopback mode, don't receive any data */
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
}
|
||||
break;
|
||||
|
|
|
@ -51,7 +51,7 @@ static int vty_getchars(VIOsPAPRDevice *sdev, uint8_t *buf, int max)
|
|||
buf[n++] = dev->buf[dev->out++ % VTERM_BUFSIZE];
|
||||
}
|
||||
|
||||
qemu_chr_accept_input(dev->chardev.chr);
|
||||
qemu_chr_fe_accept_input(dev->chardev.chr);
|
||||
|
||||
return n;
|
||||
}
|
||||
|
|
|
@ -98,7 +98,7 @@ static uint64_t stm32f2xx_usart_read(void *opaque, hwaddr addr,
|
|||
retvalue = s->usart_sr;
|
||||
s->usart_sr &= ~USART_SR_TC;
|
||||
if (s->chr.chr) {
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
return retvalue;
|
||||
case USART_DR:
|
||||
|
@ -106,7 +106,7 @@ static uint64_t stm32f2xx_usart_read(void *opaque, hwaddr addr,
|
|||
s->usart_sr |= USART_SR_TXE;
|
||||
s->usart_sr &= ~USART_SR_RXNE;
|
||||
if (s->chr.chr) {
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
}
|
||||
qemu_set_irq(s->irq, 0);
|
||||
return s->usart_dr & 0x3FF;
|
||||
|
|
|
@ -123,7 +123,7 @@ static void guest_writable(VirtIOSerialPort *port)
|
|||
VirtConsole *vcon = VIRTIO_CONSOLE(port);
|
||||
|
||||
if (vcon->chr.chr) {
|
||||
qemu_chr_accept_input(vcon->chr.chr);
|
||||
qemu_chr_fe_accept_input(vcon->chr.chr);
|
||||
}
|
||||
}
|
||||
|
||||
|
|
|
@ -107,7 +107,7 @@ uart_read(void *opaque, hwaddr addr, unsigned int size)
|
|||
s->rx_fifo_len--;
|
||||
uart_update_status(s);
|
||||
uart_update_irq(s);
|
||||
qemu_chr_accept_input(s->chr.chr);
|
||||
qemu_chr_fe_accept_input(s->chr.chr);
|
||||
break;
|
||||
|
||||
default:
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue