motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-08 02:03:56 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target-i386: Tidy addr16 code in gen_lea_modrm

Browse source 
Unlike the addr32, there was no bug.  But we can use the same
technique to reduce the number of TCG ops.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
Richard Henderson 2013-11-06 11:34:38 +10:00
parent ab4e4aec78
commit 7effd62514
1 changed files with 16 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

34
target-i386/translate.c
View file

@ -2028,51 +2028,49 @@ static void gen_lea_modrm(CPUX86State *env, DisasContext *s, int modrm)
break; break;
default: default:
case 2: case 2:
disp = cpu_lduw_code(env, s->pc); disp = (int16_t)cpu_lduw_code(env, s->pc);
s->pc += 2; s->pc += 2;
break; break;
} }
switch(rm) {
sum = cpu_A0;
switch (rm) {
case 0: case 0:
gen_op_movl_A0_reg(R_EBX); tcg_gen_add_tl(cpu_A0, cpu_regs[R_EBX], cpu_regs[R_ESI]);
gen_op_addl_A0_reg_sN(0, R_ESI);
break; break;
case 1: case 1:
gen_op_movl_A0_reg(R_EBX); tcg_gen_add_tl(cpu_A0, cpu_regs[R_EBX], cpu_regs[R_EDI]);
gen_op_addl_A0_reg_sN(0, R_EDI);
break; break;
case 2: case 2:
gen_op_movl_A0_reg(R_EBP); tcg_gen_add_tl(cpu_A0, cpu_regs[R_EBP], cpu_regs[R_ESI]);
gen_op_addl_A0_reg_sN(0, R_ESI);
break; break;
case 3: case 3:
gen_op_movl_A0_reg(R_EBP); tcg_gen_add_tl(cpu_A0, cpu_regs[R_EBP], cpu_regs[R_EDI]);
gen_op_addl_A0_reg_sN(0, R_EDI);
break; break;
case 4: case 4:
gen_op_movl_A0_reg(R_ESI); sum = cpu_regs[R_ESI];
break; break;
case 5: case 5:
gen_op_movl_A0_reg(R_EDI); sum = cpu_regs[R_EDI];
break; break;
case 6: case 6:
gen_op_movl_A0_reg(R_EBP); sum = cpu_regs[R_EBP];
break; break;
default: default:
case 7: case 7:
gen_op_movl_A0_reg(R_EBX); sum = cpu_regs[R_EBX];
break; break;
} }
if (disp != 0) tcg_gen_addi_tl(cpu_A0, sum, disp);
gen_op_addl_A0_im(disp);
tcg_gen_ext16u_tl(cpu_A0, cpu_A0); tcg_gen_ext16u_tl(cpu_A0, cpu_A0);
no_rm: no_rm:
if (must_add_seg) { if (must_add_seg) {
if (override < 0) { if (override < 0) {
if (rm == 2 || rm == 3 || rm == 6) if (rm == 2 || rm == 3 || rm == 6) {
override = R_SS; override = R_SS;
else } else {
override = R_DS; override = R_DS;
}
} }
gen_op_addl_A0_seg(s, override); gen_op_addl_A0_seg(s, override);
} }