motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-09 18:44:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/arm: Restrict DC CVAP & DC CVADP instructions to TCG accel

Browse source 
Hardware accelerators handle that in *hardware*.

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20231130142519.28417-3-philmd@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Philippe Mathieu-Daudé 2023-12-19 17:57:49 +00:00 • committed by Peter Maydell
parent d1d119bbd7
commit 7a3014a9a2
1 changed files with 5 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
target/arm/helper.c
View file

@ -7649,6 +7649,7 @@ static const ARMCPRegInfo rndr_reginfo[] = {
static void dccvap_writefn(CPUARMState *env, const ARMCPRegInfo *opaque, static void dccvap_writefn(CPUARMState *env, const ARMCPRegInfo *opaque,
uint64_t value) uint64_t value)
{ {
#ifdef CONFIG_TCG
ARMCPU *cpu = env_archcpu(env); ARMCPU *cpu = env_archcpu(env);
/* CTR_EL0 System register -> DminLine, bits [19:16] */ /* CTR_EL0 System register -> DminLine, bits [19:16] */
uint64_t dline_size = 4 << ((cpu->ctr >> 16) & 0xF); uint64_t dline_size = 4 << ((cpu->ctr >> 16) & 0xF);
@ -7673,6 +7674,10 @@ static void dccvap_writefn(CPUARMState *env, const ARMCPRegInfo *opaque,
} }
#endif /*CONFIG_USER_ONLY*/ #endif /*CONFIG_USER_ONLY*/
} }
#else
/* Handled by hardware accelerator. */
g_assert_not_reached();
#endif /* CONFIG_TCG */
} }
static const ARMCPRegInfo dcpop_reg[] = { static const ARMCPRegInfo dcpop_reg[] = {