mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-05 16:53:55 -06:00
Sparc: avoid AREG0 for softint op helpers and Leon cache control
Make softint op helpers and Leon cache irq manager take a parameter for CPUState instead of relying on global env. Move the functions to int{32,64}_helper.c. Reviewed-by: Richard Henderson <rth@twiddle.net> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
parent
063c367558
commit
7922703623
6 changed files with 117 additions and 107 deletions
|
@ -3412,19 +3412,19 @@ static void disas_sparc_insn(DisasContext * dc)
|
|||
if (!supervisor(dc))
|
||||
goto illegal_insn;
|
||||
tcg_gen_xor_tl(cpu_tmp64, cpu_src1, cpu_src2);
|
||||
gen_helper_set_softint(cpu_tmp64);
|
||||
gen_helper_set_softint(cpu_env, cpu_tmp64);
|
||||
break;
|
||||
case 0x15: /* Softint clear */
|
||||
if (!supervisor(dc))
|
||||
goto illegal_insn;
|
||||
tcg_gen_xor_tl(cpu_tmp64, cpu_src1, cpu_src2);
|
||||
gen_helper_clear_softint(cpu_tmp64);
|
||||
gen_helper_clear_softint(cpu_env, cpu_tmp64);
|
||||
break;
|
||||
case 0x16: /* Softint write */
|
||||
if (!supervisor(dc))
|
||||
goto illegal_insn;
|
||||
tcg_gen_xor_tl(cpu_tmp64, cpu_src1, cpu_src2);
|
||||
gen_helper_write_softint(cpu_tmp64);
|
||||
gen_helper_write_softint(cpu_env, cpu_tmp64);
|
||||
break;
|
||||
case 0x17: /* Tick compare */
|
||||
#if !defined(CONFIG_USER_ONLY)
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue