motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 00:33:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

ppc/pnv: Add POWER10 ChipTOD quirk for big-core

Browse source 
POWER10 has a quirk in its ChipTOD addressing that requires the even
small-core to be selected even when programming the odd small-core.
This allows skiboot chiptod init to run in big-core mode.

Reviewed-by: Cédric Le Goater <clg@redhat.com>
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
This commit is contained in:
Nicholas Piggin 2024-06-18 13:09:54 +10:00
parent 16ffcb3401
commit 78be321894
5 changed files with 25 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
include/hw/ppc/pnv.h
View file

@ -77,6 +77,7 @@ struct PnvMachineClass {
const char *compat;
int compat_size;
int max_smt_threads;
bool quirk_tb_big_core;
void (*dt_power_mgt)(PnvMachineState *pnv, void *fdt);
void (*i2c_init)(PnvMachineState *pnv);

7
include/hw/ppc/pnv_core.h
View file

@ -27,6 +27,13 @@
/* Per-core ChipTOD / TimeBase state */
typedef struct PnvCoreTODState {
/*
* POWER10 DD2.0 - big core TFMR drives the state machine on the even
* small core. Skiboot has a workaround that targets the even small core
* for CHIPTOD_TO_TB ops.
*/
bool big_core_quirk;
int tb_ready_for_tod; /* core TB ready to receive TOD from chiptod */
int tod_sent_to_tb; /* chiptod sent TOD to the core TB */