mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-11 03:24:58 -06:00
hw/isa/piix4: Reuse struct PIIXState from PIIX3
PIIX4 has its own, private PIIX4State structure. PIIX3 has almost the same structure, provided in a public header. So reuse it and add a cpu_intr attribute to it which is only used by PIIX4. Signed-off-by: Bernhard Beschow <shentey@gmail.com> Message-Id: <20231007123843.127151-19-shentey@gmail.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
This commit is contained in:
parent
80ec6f5b57
commit
74bdcfb4b2
2 changed files with 12 additions and 15 deletions
|
@ -42,21 +42,9 @@
|
||||||
#include "sysemu/runstate.h"
|
#include "sysemu/runstate.h"
|
||||||
#include "qom/object.h"
|
#include "qom/object.h"
|
||||||
|
|
||||||
struct PIIX4State {
|
typedef struct PIIXState PIIX4State;
|
||||||
PCIDevice dev;
|
|
||||||
qemu_irq cpu_intr;
|
|
||||||
qemu_irq *isa_irqs_in;
|
|
||||||
|
|
||||||
MC146818RtcState rtc;
|
DECLARE_INSTANCE_CHECKER(PIIX4State, PIIX4_PCI_DEVICE, TYPE_PIIX4_PCI_DEVICE)
|
||||||
PCIIDEState ide;
|
|
||||||
UHCIState uhci;
|
|
||||||
PIIX4PMState pm;
|
|
||||||
/* Reset Control Register */
|
|
||||||
MemoryRegion rcr_mem;
|
|
||||||
uint8_t rcr;
|
|
||||||
};
|
|
||||||
|
|
||||||
OBJECT_DECLARE_SIMPLE_TYPE(PIIX4State, PIIX4_PCI_DEVICE)
|
|
||||||
|
|
||||||
static void piix4_set_irq(void *opaque, int irq_num, int level)
|
static void piix4_set_irq(void *opaque, int irq_num, int level)
|
||||||
{
|
{
|
||||||
|
@ -184,6 +172,8 @@ static void piix4_realize(PCIDevice *dev, Error **errp)
|
||||||
PCIBus *pci_bus = pci_get_bus(dev);
|
PCIBus *pci_bus = pci_get_bus(dev);
|
||||||
ISABus *isa_bus;
|
ISABus *isa_bus;
|
||||||
qemu_irq *i8259_out_irq;
|
qemu_irq *i8259_out_irq;
|
||||||
|
qemu_irq *i8259;
|
||||||
|
size_t i;
|
||||||
|
|
||||||
isa_bus = isa_bus_new(DEVICE(dev), pci_address_space(dev),
|
isa_bus = isa_bus_new(DEVICE(dev), pci_address_space(dev),
|
||||||
pci_address_space_io(dev), errp);
|
pci_address_space_io(dev), errp);
|
||||||
|
@ -201,7 +191,13 @@ static void piix4_realize(PCIDevice *dev, Error **errp)
|
||||||
|
|
||||||
/* initialize i8259 pic */
|
/* initialize i8259 pic */
|
||||||
i8259_out_irq = qemu_allocate_irqs(piix4_request_i8259_irq, s, 1);
|
i8259_out_irq = qemu_allocate_irqs(piix4_request_i8259_irq, s, 1);
|
||||||
s->isa_irqs_in = i8259_init(isa_bus, *i8259_out_irq);
|
i8259 = i8259_init(isa_bus, *i8259_out_irq);
|
||||||
|
|
||||||
|
for (i = 0; i < ISA_NUM_IRQS; i++) {
|
||||||
|
s->isa_irqs_in[i] = i8259[i];
|
||||||
|
}
|
||||||
|
|
||||||
|
g_free(i8259);
|
||||||
|
|
||||||
/* initialize ISA irqs */
|
/* initialize ISA irqs */
|
||||||
isa_bus_register_input_irqs(isa_bus, s->isa_irqs_in);
|
isa_bus_register_input_irqs(isa_bus, s->isa_irqs_in);
|
||||||
|
|
|
@ -49,6 +49,7 @@ struct PIIXState {
|
||||||
#endif
|
#endif
|
||||||
uint64_t pic_levels;
|
uint64_t pic_levels;
|
||||||
|
|
||||||
|
qemu_irq cpu_intr;
|
||||||
qemu_irq isa_irqs_in[ISA_NUM_IRQS];
|
qemu_irq isa_irqs_in[ISA_NUM_IRQS];
|
||||||
|
|
||||||
/* This member isn't used. Just for save/load compatibility */
|
/* This member isn't used. Just for save/load compatibility */
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue