motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-11 03:24:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/tricore: Add LHA insn

Browse source 
reported in https://gitlab.com/qemu-project/qemu/-/issues/1667

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Message-Id: <20230614100039.1337971-4-kbastian@mail.uni-paderborn.de>
This commit is contained in:
Bastian Koppelmann 2023-06-14 12:00:34 +02:00
parent fd6f446a5e
commit 73f874d9fe
2 changed files with 20 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

14
target/tricore/translate.c
View file

@ -7931,7 +7931,7 @@ static void decode_sys_interrupts(DisasContext *ctx)
static void decode_32Bit_opc(DisasContext *ctx) static void decode_32Bit_opc(DisasContext *ctx)
{ {
int op1; int op1, op2;
int32_t r1, r2, r3; int32_t r1, r2, r3;
int32_t address, const16; int32_t address, const16;
int8_t b, const4; int8_t b, const4;
@ -7982,9 +7982,19 @@ static void decode_32Bit_opc(DisasContext *ctx)
tcg_gen_qemu_ld_tl(cpu_gpr_d[r1], temp, ctx->mem_idx, MO_LEUW); tcg_gen_qemu_ld_tl(cpu_gpr_d[r1], temp, ctx->mem_idx, MO_LEUW);
tcg_gen_shli_tl(cpu_gpr_d[r1], cpu_gpr_d[r1], 16); tcg_gen_shli_tl(cpu_gpr_d[r1], cpu_gpr_d[r1], 16);
break; break;
case OPC1_32_ABS_LEA: case OPCM_32_ABS_LEA_LHA:
address = MASK_OP_ABS_OFF18(ctx->opcode); address = MASK_OP_ABS_OFF18(ctx->opcode);
r1 = MASK_OP_ABS_S1D(ctx->opcode); r1 = MASK_OP_ABS_S1D(ctx->opcode);
if (has_feature(ctx, TRICORE_FEATURE_162)) {
op2 = MASK_OP_ABS_OP2(ctx->opcode);
if (op2 == OPC2_32_ABS_LHA) {
tcg_gen_movi_tl(cpu_gpr_a[r1], address << 14);
break;
}
/* otherwise translate regular LEA */
}
tcg_gen_movi_tl(cpu_gpr_a[r1], EA_ABS_FORMAT(address)); tcg_gen_movi_tl(cpu_gpr_a[r1], EA_ABS_FORMAT(address));
break; break;
/* ABSB-format */ /* ABSB-format */

9
target/tricore/tricore-opcodes.h
View file

@ -430,7 +430,7 @@ enum {
OPCM_32_ABS_STOREB_H = 0x25, OPCM_32_ABS_STOREB_H = 0x25,
OPC1_32_ABS_STOREQ = 0x65, OPC1_32_ABS_STOREQ = 0x65,
OPC1_32_ABS_LD_Q = 0x45, OPC1_32_ABS_LD_Q = 0x45,
OPC1_32_ABS_LEA = 0xc5, OPCM_32_ABS_LEA_LHA = 0xc5,
/* ABSB Format */ /* ABSB Format */
OPC1_32_ABSB_ST_T = 0xd5, OPC1_32_ABSB_ST_T = 0xd5,
/* B Format */ /* B Format */
@ -592,6 +592,13 @@ enum {
OPC2_32_ABS_ST_B = 0x00, OPC2_32_ABS_ST_B = 0x00,
OPC2_32_ABS_ST_H = 0x02, OPC2_32_ABS_ST_H = 0x02,
}; };
/* OPCM_32_ABS_LEA_LHA */
enum {
OPC2_32_ABS_LEA = 0x00,
OPC2_32_ABS_LHA = 0x01,
};
/* /*
* Bit Format * Bit Format
*/ */