mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 08:13:54 -06:00
Use the standard ASE check for MIPS-3D and MT.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3427 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
parent
d8a5950a62
commit
7385ac0ba2
3 changed files with 80 additions and 93 deletions
|
@ -199,7 +199,7 @@ static mips_def_t mips_defs[] =
|
|||
.CP0_SRSConf4_rw_bitmask = 0x3fffffff,
|
||||
.CP0_SRSConf4 = (0x3fe << CP0SRSC4_SRS15) |
|
||||
(0x3fe << CP0SRSC4_SRS14) | (0x3fe << CP0SRSC4_SRS13),
|
||||
.insn_flags = CPU_MIPS32R2 | ASE_MIPS16 | ASE_DSP,
|
||||
.insn_flags = CPU_MIPS32R2 | ASE_MIPS16 | ASE_DSP | ASE_MT,
|
||||
},
|
||||
#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64)
|
||||
{
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue