mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-02 15:23:53 -06:00
target/mips: introduce decodetree structure for Cavium Octeon extension
This patch adds decodetree for Cavium Octeon extension and an instruction set extension flag for using it in CPU models. Signed-off-by: Pavel Dovgalyuk <Pavel.Dovgalyuk@ispras.ru> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <165572672162.167724.13656301229517693806.stgit@pasha-ThinkPad-X280> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
This commit is contained in:
parent
8e3d85d36b
commit
72d680e408
6 changed files with 31 additions and 0 deletions
|
@ -42,6 +42,7 @@
|
|||
#define INSN_LOONGSON2E 0x0000040000000000ULL
|
||||
#define INSN_LOONGSON2F 0x0000080000000000ULL
|
||||
#define INSN_LOONGSON3A 0x0000100000000000ULL
|
||||
#define INSN_OCTEON 0x0000200000000000ULL
|
||||
/*
|
||||
* bits 52-63: vendor-specific ASEs
|
||||
*/
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue