motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-10 19:14:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/nios2: Use tcg_constant_tl

Browse source 
Replace current uses of tcg_const_tl, and remove the frees.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20220421151735.31996-43-richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2022-04-21 08:17:13 -07:00
parent 345b7a8757
commit 718db07714
1 changed files with 6 additions and 24 deletions
Download patch file Download diff file Expand all files Collapse all files

30
target/nios2/translate.c
View file

@ -99,7 +99,6 @@
typedef struct DisasContext { typedef struct DisasContext {
DisasContextBase base; DisasContextBase base;
TCGv_i32 zero;
target_ulong pc; target_ulong pc;
int mem_idx; int mem_idx;
const ControlRegState *cr_state; const ControlRegState *cr_state;
@ -125,31 +124,20 @@ static uint8_t get_opxcode(uint32_t code)
return instr.opx; return instr.opx;
} }
static TCGv load_zero(DisasContext *dc) static TCGv load_gpr(DisasContext *dc, unsigned reg)
{ {
if (!dc->zero) { assert(reg < NUM_GP_REGS);
dc->zero = tcg_const_i32(0); if (unlikely(reg == R_ZERO)) {
} return tcg_constant_tl(0);
return dc->zero;
}
static TCGv load_gpr(DisasContext *dc, uint8_t reg)
{
if (likely(reg != R_ZERO)) {
return cpu_R[reg];
} else {
return load_zero(dc);
} }
return cpu_R[reg];
} }
static void t_gen_helper_raise_exception(DisasContext *dc, static void t_gen_helper_raise_exception(DisasContext *dc,
uint32_t index) uint32_t index)
{ {
TCGv_i32 tmp = tcg_const_i32(index);
tcg_gen_movi_tl(cpu_pc, dc->pc); tcg_gen_movi_tl(cpu_pc, dc->pc);
gen_helper_raise_exception(cpu_env, tmp); gen_helper_raise_exception(cpu_env, tcg_constant_i32(index));
tcg_temp_free_i32(tmp);
dc->base.is_jmp = DISAS_NORETURN; dc->base.is_jmp = DISAS_NORETURN;
} }
@ -876,14 +864,8 @@ static void nios2_tr_translate_insn(DisasContextBase *dcbase, CPUState *cs)
return; return;
} }
dc->zero = NULL;
instr = &i_type_instructions[op]; instr = &i_type_instructions[op];
instr->handler(dc, code, instr->flags); instr->handler(dc, code, instr->flags);
if (dc->zero) {
tcg_temp_free(dc->zero);
}
} }
static void nios2_tr_tb_stop(DisasContextBase *dcbase, CPUState *cs) static void nios2_tr_tb_stop(DisasContextBase *dcbase, CPUState *cs)