mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-06 17:23:56 -06:00
target-ppc: Add POWER8's MMCR2/MMCRS SPRs
This adds POWER8 specific PMU MMCR2/MMCRS SPRs. Signed-off-by: Alexey Kardashevskiy <aik@ozlabs.ru> Reviewed-by: Tom Musta <tommusta@gmail.com> Signed-off-by: Alexander Graf <agraf@suse.de>
This commit is contained in:
parent
45ed0be146
commit
70c5340744
2 changed files with 25 additions and 0 deletions
|
@ -1476,6 +1476,7 @@ static inline int cpu_mmu_index (CPUPPCState *env)
|
|||
#define SPR_MPC_MI_CTR (0x300)
|
||||
#define SPR_PERF1 (0x301)
|
||||
#define SPR_RCPU_MI_RBA1 (0x301)
|
||||
#define SPR_POWER_UMMCR2 (0x301)
|
||||
#define SPR_PERF2 (0x302)
|
||||
#define SPR_RCPU_MI_RBA2 (0x302)
|
||||
#define SPR_MPC_MI_AP (0x302)
|
||||
|
@ -1523,6 +1524,7 @@ static inline int cpu_mmu_index (CPUPPCState *env)
|
|||
#define SPR_MPC_MD_TW (0x30F)
|
||||
#define SPR_UPERF0 (0x310)
|
||||
#define SPR_UPERF1 (0x311)
|
||||
#define SPR_POWER_MMCR2 (0x311)
|
||||
#define SPR_UPERF2 (0x312)
|
||||
#define SPR_POWER_MMCRA (0X312)
|
||||
#define SPR_UPERF3 (0x313)
|
||||
|
@ -1575,6 +1577,7 @@ static inline int cpu_mmu_index (CPUPPCState *env)
|
|||
#define SPR_440_ITV3 (0x377)
|
||||
#define SPR_440_CCR1 (0x378)
|
||||
#define SPR_DCRIPR (0x37B)
|
||||
#define SPR_POWER_MMCRS (0x37E)
|
||||
#define SPR_PPR (0x380)
|
||||
#define SPR_750_GQR0 (0x390)
|
||||
#define SPR_440_DNV0 (0x390)
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue