motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-07 17:53:56 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/ppc: Set FloatInfZeroNaNRule explicitly

Browse source 
Set the FloatInfZeroNaNRule explicitly for the PPC target,
so we can remove the ifdef from pickNaNMulAdd().

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20241202131347.498124-8-peter.maydell@linaro.org
This commit is contained in:
Peter Maydell 2024-12-11 15:30:54 +00:00
parent e494fe4909
commit 6f759b179f
2 changed files with 8 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

7
fpu/softfloat-specialize.c.inc
View file

@ -503,18 +503,13 @@ static int pickNaNMulAdd(FloatClass a_cls, FloatClass b_cls, FloatClass c_cls,
*/
rule = float_infzeronan_dnan_never;
}
#elif defined(TARGET_PPC) || defined(TARGET_SPARC) || \
#elif defined(TARGET_SPARC) || \
defined(TARGET_XTENSA) || defined(TARGET_HPPA) || \
defined(TARGET_I386) || defined(TARGET_LOONGARCH)
/*
* For LoongArch systems that conform to IEEE754-2008, the (inf,zero,nan)
* case sets InvalidOp and returns the input value 'c'
*/
/*
* For PPC, the (inf,zero,qnan) case sets InvalidOp, but we prefer
* to return an input NaN if we have one (ie c) rather than generating
* a default NaN
*/
rule = float_infzeronan_dnan_never;
#endif
}