motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 16:53:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/ssi: Add Nuvoton PSPI Module

Browse source 
Nuvoton's PSPI is a general purpose SPI module which enables
connections to SPI-based peripheral devices.

Signed-off-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Chris Rauer <crauer@google.com>
Reviewed-by: Philippe Mathieu-Daude <philmd@linaro.org>
Message-id: 20230208235433.3989937-3-wuhaotsh@google.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Hao Wu 2023-02-08 15:54:32 -08:00 • committed by Peter Maydell
parent 73c793dab2
commit 69fbfb8ff1
5 changed files with 283 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

53
include/hw/ssi/npcm_pspi.h Normal file
View file

@ -0,0 +1,53 @@
/*
* Nuvoton Peripheral SPI Module
*
* Copyright 2023 Google LLC
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
* for more details.
*/
#ifndef NPCM_PSPI_H
#define NPCM_PSPI_H
#include "hw/ssi/ssi.h"
#include "hw/sysbus.h"
/*
* Number of registers in our device state structure. Don't change this without
* incrementing the version_id in the vmstate.
*/
#define NPCM_PSPI_NR_REGS 3
/**
* NPCMPSPIState - Device state for one Flash Interface Unit.
* @parent: System bus device.
* @mmio: Memory region for register access.
* @spi: The SPI bus mastered by this controller.
* @regs: Register contents.
* @irq: The interrupt request queue for this module.
*
* Each PSPI has a shared bank of registers, and controls up to four chip
* selects. Each chip select has a dedicated memory region which may be used to
* read and write the flash connected to that chip select as if it were memory.
*/
typedef struct NPCMPSPIState {
SysBusDevice parent;
MemoryRegion mmio;
SSIBus *spi;
uint16_t regs[NPCM_PSPI_NR_REGS];
qemu_irq irq;
} NPCMPSPIState;
#define TYPE_NPCM_PSPI "npcm-pspi"
OBJECT_DECLARE_SIMPLE_TYPE(NPCMPSPIState, NPCM_PSPI)
#endif /* NPCM_PSPI_H */